Building a Reusable and Extensible Automatic Compiler Infrastructure for Reconfigurable Devices
Fuente:
arXiv
Guardado en:
| Autores principales: | , , , , , |
|---|---|
| Formato: | Preprint |
| Publicado: |
2023
|
| Materias: | |
| Acceso en línea: | |
| Etiquetas: |
Agregar Etiqueta
Sin Etiquetas, Sea el primero en etiquetar este registro!
|
| _version_ | 1866917570456584192 |
|---|---|
| author | Zang, Zhenya Dolinsky, Uwe Ghiglio, Pietro Cherubin, Stefano Goli, Mehdi Yang, Shufan |
| author_facet | Zang, Zhenya Dolinsky, Uwe Ghiglio, Pietro Cherubin, Stefano Goli, Mehdi Yang, Shufan |
| contents | Multi-Level Intermediate Representation (MLIR) is gaining increasing attention in reconfigurable hardware communities due to its capability to represent various abstract levels for software compilers. This project aims to be the first to provide an end-to-end framework that leverages open-source, cross-platform compilation technology to generate MLIR from SYCL. Additionally, it aims to explore a lowering pipeline that converts MLIR to RTL using open-source hardware intermediate representation (IR) and compilers. Furthermore, it aims to couple the generated hardware module with the host CPU using vendor-specific crossbars. Our preliminary results demonstrated the feasibility of lowering customized MLIR to RTL, thus paving the way for an end-to-end compilation. |
| format | Preprint |
| id |
arxiv_https___arxiv_org_abs_2401_10249 |
| institution | arXiv |
| publishDate | 2023 |
| record_format | arxiv |
| spellingShingle | Building a Reusable and Extensible Automatic Compiler Infrastructure for Reconfigurable Devices Zang, Zhenya Dolinsky, Uwe Ghiglio, Pietro Cherubin, Stefano Goli, Mehdi Yang, Shufan Hardware Architecture Multi-Level Intermediate Representation (MLIR) is gaining increasing attention in reconfigurable hardware communities due to its capability to represent various abstract levels for software compilers. This project aims to be the first to provide an end-to-end framework that leverages open-source, cross-platform compilation technology to generate MLIR from SYCL. Additionally, it aims to explore a lowering pipeline that converts MLIR to RTL using open-source hardware intermediate representation (IR) and compilers. Furthermore, it aims to couple the generated hardware module with the host CPU using vendor-specific crossbars. Our preliminary results demonstrated the feasibility of lowering customized MLIR to RTL, thus paving the way for an end-to-end compilation. |
| title | Building a Reusable and Extensible Automatic Compiler Infrastructure for Reconfigurable Devices |
| topic | Hardware Architecture |
| url | https://arxiv.org/abs/2401.10249 |