Cover Image

BoolGebra: Attributed Graph-learning for Boolean Algebraic Manipulation

Fuente: arXiv

Saved in:

Bibliographic Details
Main Authors:	Li, Yingjie, Agnesina, Anthony, Zhang, Yanqing, Ren, Haoxing, Yu, Cunxi
Format:	Preprint
Published:	2024
Subjects:	Hardware Architecture Artificial Intelligence Machine Learning
Online Access:	Acceder al recurso
Tags:	Add Tag No Tags, Be the first to tag this record!

Similar Items

Autonomous Evolution of EDA Tools: Multi-Agent Self-Evolved ABC
by: Yu, Cunxi, et al.
Published: (2026)

Differentiable Combinatorial Scheduling at Scale
by: Liu, Mingju, et al.
Published: (2024)

BoolSkeleton: Boolean Network Skeletonization via Homogeneous Pattern Reduction
by: Ni, Liwei, et al.
Published: (2025)

BoolE: Exact Symbolic Reasoning via Boolean Equality Saturation
by: Yin, Jiaqi, et al.
Published: (2025)

Differentiable Initialization-Accelerated CPU-GPU Hybrid Combinatorial Scheduling
by: Liu, Mingju, et al.
Published: (2026)

MapTune: Advancing ASIC Technology Mapping via Reinforcement Learning Guided Library Tuning
by: Liu, Mingju, et al.
Published: (2024)

Learning to Compare Hardware Designs for High-Level Synthesis
by: Bai, Yunsheng, et al.
Published: (2024)

Retrieval-Guided Reinforcement Learning for Boolean Circuit Minimization
by: Chowdhury, Animesh Basak, et al.
Published: (2024)

Multimodal Chip Physical Design Engineer Assistant
by: Tsai, Yun-Da, et al.
Published: (2025)

FVRuleLearner: Operator-Level Reasoning Tree (OP-Tree)-Based Rules Learning for Formal Verification
by: Wan, Lily Jiaxin, et al.
Published: (2026)

Large Language Model (LLM) for Standard Cell Layout Design Optimization
by: Ho, Chia-Tung, et al.
Published: (2024)

e-boost: Boosted E-Graph Extraction with Adaptive Heuristics and Exact Solving
by: Yin, Jiaqi, et al.
Published: (2025)

Revisit Choice Network for Synthesis and Technology Mapping
by: Chen, Chen, et al.
Published: (2025)

Intelligent OPC Engineer Assistant for Semiconductor Manufacturing
by: Chen, Guojin, et al.
Published: (2024)

ChipAlign: Instruction Alignment in Large Language Models for Chip Design via Geodesic Interpolation
by: Deng, Chenhui, et al.
Published: (2024)

Boolean-aware Boolean Circuit Classification: A Comprehensive Study on Graph Neural Network
by: Ni, Liwei, et al.
Published: (2024)

From Fuzzy to Exact: The Halo Architecture for Infinite-Depth Reasoning via Rational Arithmetic
by: Ren, Hansheng
Published: (2026)

GauS: Differentiable Scheduling Optimization via Gaussian Reparameterization
by: Cai, Yaohui, et al.
Published: (2026)

TransPlace: Transferable Circuit Global Placement via Graph Neural Network
by: Hou, Yunbo, et al.
Published: (2025)

Less is More: Hop-Wise Graph Attention for Scalable and Generalizable Learning on Circuits
by: Deng, Chenhui, et al.
Published: (2024)

Graph Computation Meets Circuit Algebra: A Task-Aligned Analysis of Graph Neural Networks for Electronic Design Automation
by: Kim, Hyunmog
Published: (2026)

HDReason: Algorithm-Hardware Codesign for Hyperdimensional Knowledge Graph Reasoning
by: Chen, Hanning, et al.
Published: (2024)

GATMesh: Clock Mesh Timing Analysis using Graph Neural Networks
by: Khan, Muhammad Hadir, et al.
Published: (2025)

Revolutionizing TCAD Simulations with Universal Device Encoding and Graph Attention Networks
by: Fan, Guangxi, et al.
Published: (2023)

Chiplet Placement Order Exploration Based on Learning to Rank with Graph Representation
by: Deng, Zhihui, et al.
Published: (2024)

AMPLE: Event-Driven Accelerator for Mixed-Precision Inference of Graph Neural Networks
by: Gimenes, Pedro, et al.
Published: (2025)

Hybrid JIT-CUDA Graph Optimization for Low-Latency Large Language Model Inference
by: Yadav, Divakar Kumar, et al.
Published: (2026)

GNNBuilder: An Automated Framework for Generic Graph Neural Network Accelerator Generation, Simulation, and Optimization
by: Abi-Karam, Stefan, et al.
Published: (2023)

ScaleRTL: Scaling LLMs with Reasoning Data and Test-Time Compute for Accurate RTL Code Generation
by: Deng, Chenhui, et al.
Published: (2025)

GraNNite: Enabling High-Performance Execution of Graph Neural Networks on Resource-Constrained Neural Processing Units
by: Das, Arghadip, et al.
Published: (2025)

MixPE: Quantization and Hardware Co-design for Efficient LLM Inference
by: Zhang, Yu, et al.
Published: (2024)

Revisiting VerilogEval: A Year of Improvements in Large-Language Models for Hardware Code Generation
by: Pinckney, Nathaniel, et al.
Published: (2024)

DRC-Coder: Automated DRC Checker Code Generation Using LLM Autonomous Agent
by: Chang, Chen-Chia, et al.
Published: (2024)

MG-Verilog: Multi-grained Dataset Towards Enhanced LLM-assisted Verilog Generation
by: Zhang, Yongan, et al.
Published: (2024)

ChipExpert: The Open-Source Integrated-Circuit-Design-Specific Large Language Model
by: Xu, Ning, et al.
Published: (2024)

Automated and Holistic Co-design of Neural Networks and ASICs for Enabling In-Pixel Intelligence
by: Kharel, Shubha R., et al.
Published: (2024)

FVEval: Understanding Language Model Capabilities in Formal Verification of Digital Hardware
by: Kang, Minwoo, et al.
Published: (2024)

Tensor-Compressed and Fully-Quantized Training of Neural PDE Solvers
by: Lu, Jinming, et al.
Published: (2025)

LaMAGIC: Language-Model-based Topology Generation for Analog Integrated Circuits
by: Chang, Chen-Chia, et al.
Published: (2024)

InF-ATPG: Intelligent FFR-Driven ATPG with Advanced Circuit Representation Guided Reinforcement Learning
by: Sun, Bin, et al.
Published: (2025)