Cover Image

Quantised Neural Network Accelerators for Low-Power IDS in Automotive Networks

Fuente: arXiv

Saved in:

Bibliographic Details
Main Authors:	Khandelwal, Shashwat, Walsh, Anneliese, Shreejith, Shanker
Format:	Preprint
Published:	2024
Subjects:	Cryptography and Security Hardware Architecture Machine Learning Systems and Control
Online Access:	Acceder al recurso
Tags:	Add Tag No Tags, Be the first to tag this record!

Similar Items

Exploring Highly Quantised Neural Networks for Intrusion Detection in Automotive CAN
by: Khandelwal, Shashwat, et al.
Published: (2024)

A Lightweight FPGA-based IDS-ECU Architecture for Automotive CAN
by: Khandelwal, Shashwat, et al.
Published: (2024)

FAV-NSS: An HIL Framework for Accelerating Validation of Automotive Network Security Strategies
by: Li, Changhong, et al.
Published: (2025)

SecCAN: An Extended CAN Controller with Embedded Intrusion Detection
by: Khandelwal, Shashwat, et al.
Published: (2025)

Real-Time Zero-Day Intrusion Detection System for Automotive Controller Area Network on FPGAs
by: Khandelwal, Shashwat, et al.
Published: (2024)

A Lightweight Multi-Attack CAN Intrusion Detection System on Hybrid FPGAs
by: Khandelwal, Shashwat, et al.
Published: (2024)

Deep Learning-based Embedded Intrusion Detection System for Automotive CAN
by: Khandelwal, Shashwat, et al.
Published: (2024)

SafeLight: Enhancing Security in Optical Convolutional Neural Network Accelerators
by: Afifi, Salma, et al.
Published: (2024)

Reconfigurable Edge Hardware for Intelligent IDS: Systematic Approach
by: Foudhaili, Wadid, et al.
Published: (2024)

Attack on a PUF-based Secure Binary Neural Network
by: Basak, Bijeet, et al.
Published: (2025)

Space-Control: Process-Level Isolation for Sharing CXL-based Disaggregated Memory
by: Goswami, Kaustav, et al.
Published: (2026)

An Energy-Efficient Artefact Detection Accelerator on FPGAs for Hyper-Spectral Satellite Imagery
by: Castelino, Cornell, et al.
Published: (2024)

LogicSparse: Enabling Engine-Free Unstructured Sparsity for Quantised Deep-learning Accelerators
by: Li, Changhong, et al.
Published: (2025)

FINN-GL: Generalized Mixed-Precision Extensions for FPGA-Accelerated LSTMs
by: Khandelwal, Shashwat, et al.
Published: (2025)

Thales: Formulating and Estimating Architectural Vulnerability Factors for DNN Accelerators
by: Tyagi, Abhishek, et al.
Published: (2022)

Tessera: Secure, Near-Line-Rate Weight Streaming for UMA Edge Accelerators
by: Naskar, Animan
Published: (2026)

Evasive Hardware Trojan through Adversarial Power Trace
by: Omidi, Behnam, et al.
Published: (2024)

A Runtime-Adaptive Transformer Neural Network Accelerator on FPGAs
by: Kabir, Ehsan, et al.
Published: (2024)

Revealing CNN Architectures via Side-Channel Analysis in Dataflow-based Inference Accelerators
by: Weerasena, Hansika, et al.
Published: (2023)

2-in-1 Accelerator: Enabling Random Precision Switch for Winning Both Adversarial Robustness and Efficiency
by: Fu, Yonggan, et al.
Published: (2021)

FedBit: Accelerating Privacy-Preserving Federated Learning via Bit-Interleaved Packing and Cross-Layer Co-Design
by: Meng, Xiangchen, et al.
Published: (2025)

Automated Physical Design Watermarking Leveraging Graph Neural Networks
by: Zhang, Ruisi, et al.
Published: (2024)

DL2Fence: Integrating Deep Learning and Frame Fusion for Enhanced Detection and Localization of Refined Denial-of-Service in Large-Scale NoCs
by: Wang, Haoyu, et al.
Published: (2024)

TroLLoc: Logic Locking and Layout Hardening for IC Security Closure against Hardware Trojans
by: Wang, Fangzhou, et al.
Published: (2024)

LLMs and the Future of Chip Design: Unveiling Security Risks and Building Trust
by: Wang, Zeng, et al.
Published: (2024)

VeriContaminated: Assessing LLM-Driven Verilog Coding for Data Contamination
by: Wang, Zeng, et al.
Published: (2025)

Bit-Flip Vulnerability of Shared KV-Cache Blocks in LLM Serving Systems
by: Yamamoto, Yuji, et al.
Published: (2026)

LLMs for Secure Hardware Design and Related Problems: Opportunities and Challenges
by: Knechtel, Johann, et al.
Published: (2026)

Breaking On-Chip Communication Anonymity using Flow Correlation Attacks
by: Weerasena, Hansika, et al.
Published: (2023)

VeriLeaky: Navigating IP Protection vs Utility in Fine-Tuning for LLM-Driven Verilog Coding
by: Wang, Zeng, et al.
Published: (2025)

IMS: Intelligent Hardware Monitoring System for Secure SoCs
by: Foudhaili, Wadid, et al.
Published: (2026)

μRL: Discovering Transient Execution Vulnerabilities Using Reinforcement Learning
by: Tol, M. Caner, et al.
Published: (2025)

Older and Wiser: The Marriage of Device Aging and Intellectual Property Protection of Deep Neural Networks
by: Lin, Ning, et al.
Published: (2024)

An Integrated Failure and Threat Mode and Effect Analysis (FTMEA) Framework with Quantified Cross-Domain Correlation Factors for Automotive Semiconductors
by: Armato, Antonino, et al.
Published: (2026)

Hardware-Friendly Randomization: Enabling Random-Access and Minimal Wiring in FHE Accelerators with Low Total Cost
by: Rosenfeld, Ilan, et al.
Published: (2026)

WarPGNN: A Parametric Thermal Warpage Analysis Framework with Physics-aware Graph Neural Network
by: Lu, Haotian, et al.
Published: (2026)

Confidential LLM Inference: Performance and Cost Across CPU and GPU TEEs
by: Chrapek, Marcin, et al.
Published: (2025)

OFHE: An Electro-Optical Accelerator for Discretized TFHE
by: Zheng, Mengxin, et al.
Published: (2024)

Trinity: A General Purpose FHE Accelerator
by: Deng, Xianglong, et al.
Published: (2024)

SoK: Fully Homomorphic Encryption Accelerators
by: Zhang, Junxue, et al.
Published: (2022)