Cover Image

Full-Stack Optimization for CAM-Only DNN Inference

Fuente: arXiv

Saved in:

Bibliographic Details
Main Authors:	de Lima, João Paulo C., Khan, Asif Ali, Carro, Luigi, Castrillon, Jeronimo
Format:	Preprint
Published:	2024
Subjects:	Hardware Architecture Emerging Technologies Machine Learning
Online Access:	Acceder al recurso
Tags:	Add Tag No Tags, Be the first to tag this record!

Similar Items

All-in-Memory Stochastic Computing using ReRAM
by: de Lima, João Paulo C., et al.
Published: (2025)

Count2Multiply: Reliable In-Memory High-Radix Counting
by: de Lima, João Paulo Cardoso, et al.
Published: (2024)

WAGONN: Weight Bit Agglomeration in Crossbar Arrays for Reduced Impact of Interconnect Resistance on DNN Inference Accuracy
by: Victor, Jeffry, et al.
Published: (2024)

A Precision-Optimized Fixed-Point Near-Memory Digital Processing Unit for Analog In-Memory Computing
by: Ferro, Elena, et al.
Published: (2024)

MDM: Manhattan Distance Mapping of DNN Weights for Parasitic-Resistance-Resilient Memristive Crossbars
by: Farias, Matheus, et al.
Published: (2025)

NeRTCAM: CAM-Based CMOS Implementation of Reference Frames for Neuromorphic Processors
by: Nair, Harideep, et al.
Published: (2024)

A Survey on Deep Learning Hardware Accelerators for Heterogeneous HPC Platforms
by: Silvano, Cristina, et al.
Published: (2023)

SCATTER: Algorithm-Circuit Co-Sparse Photonic Accelerator with Thermal-Tolerant, Power-Efficient In-situ Light Redistribution
by: Yin, Ziang, et al.
Published: (2024)

Running Conventional Automatic Speech Recognition on Memristor Hardware: A Simulated Approach
by: Rossenbach, Nick, et al.
Published: (2025)

CLSA-CIM: A Cross-Layer Scheduling Approach for Computing-in-Memory Architectures
by: Pelke, Rebecca, et al.
Published: (2024)

Walking Noise: On Layer-Specific Robustness of Neural Architectures against Noisy Computations and Associated Characteristic Learning Dynamics
by: Borras, Hendrik, et al.
Published: (2022)

Learning-driven Physically-aware Large-scale Circuit Gate Sizing
by: Ye, Yuyang, et al.
Published: (2024)

Stratum: System-Hardware Co-Design with Tiered Monolithic 3D-Stackable DRAM for Efficient MoE Serving
by: Pan, Yue, et al.
Published: (2025)

ELF: Efficient Logic Synthesis by Pruning Redundancy in Refactoring
by: Tsaras, Dimitris, et al.
Published: (2025)

HePGA: A Heterogeneous Processing-in-Memory based GNN Training Accelerator
by: Ogbogu, Chukwufumnanya, et al.
Published: (2025)

RACE-IT: A Reconfigurable Analog Computing Engine for In-Memory Transformer Acceleration
by: Zhao, Lei, et al.
Published: (2023)

Hardware-Efficient Photonic Tensor Core: Accelerating Deep Neural Networks with Structured Compression
by: Ning, Shupeng, et al.
Published: (2025)

Associative Memory Based Experience Replay for Deep Reinforcement Learning
by: Li, Mengyuan, et al.
Published: (2022)

CrossNAS: A Cross-Layer Neural Architecture Search Framework for PIM Systems
by: Amin, Md Hasibul, et al.
Published: (2025)

Testing Spintronics Implemented Monte Carlo Dropout-Based Bayesian Neural Networks
by: Ahmed, Soyed Tuhin, et al.
Published: (2024)

OPIMA: Optical Processing-In-Memory for Convolutional Neural Network Acceleration
by: Sunny, Febin, et al.
Published: (2024)

Fast offset corrected in-memory training
by: Rasch, Malte J., et al.
Published: (2023)

RETENTION: Resource-Efficient Tree-Based Ensemble Model Acceleration with Content-Addressable Memory
by: Liao, Yi-Chun, et al.
Published: (2025)

Bulk-Switching Memristor-based Compute-In-Memory Module for Deep Neural Network Training
by: Wu, Yuting, et al.
Published: (2023)

Enhancing Reliability of Neural Networks at the Edge: Inverted Normalization with Stochastic Affine Transformations
by: Ahmed, Soyed Tuhin, et al.
Published: (2024)

Towards Efficient Hyperdimensional Computing Using Photonics
by: Fayza, Farbin, et al.
Published: (2023)

Efficient In-Memory Acceleration of Sparse Block Diagonal LLMs
by: de Lima, João Paulo Cardoso, et al.
Published: (2025)

H3PIMAP: A Heterogeneity-Aware Multi-Objective DNN Mapping Framework on Electronic-Photonic Processing-in-Memory Architectures
by: Yin, Ziang, et al.
Published: (2025)

A Reconfigurable Time-Domain In-Memory Computing Macro using FeFET-Based CAM with Multilevel Delay Calibration in 28 nm CMOS
by: Mattar, Jeries, et al.
Published: (2025)

Novel Efficient Scalable QCA XOR and Full Adder Designs
by: Safaiezadeh, Behrouz, et al.
Published: (2023)

IMPACT:InMemory ComPuting Architecture Based on Y-FlAsh Technology for Coalesced Tsetlin Machine Inference
by: Ghazal, Omar, et al.
Published: (2024)

CXL-DMSim: A Full-System CXL Disaggregated Memory Simulator With Comprehensive Silicon Validation
by: Wang, Yanjing, et al.
Published: (2024)

Bayesian Inference on Binary Spiking Networks Leveraging Nanoscale Device Stochasticity
by: Katti, Prabodh, et al.
Published: (2023)

SKYLIGHT: A Scalable Hundred-Channel 3D Photonic In-Memory Tensor Core Architecture for Real-time AI Inference
by: Zhang, Meng, et al.
Published: (2026)

All-in-One Analog AI Hardware: On-Chip Training and Inference with Conductive-Metal-Oxide/HfOx ReRAM Devices
by: Falcone, Donato Francesco, et al.
Published: (2025)

SAIM: Scalable Analog Ising Machine for Solving Quadratic Binary Optimization Problems
by: Razmkhah, Sasan, et al.
Published: (2024)

An ASIC Emulated Oscillator Ising/Potts Machine Solving Combinatorial Optimization Problems
by: Gonul, Yilmaz Ege, et al.
Published: (2026)

SMART-WRITE: Adaptive Learning-based Write Energy Optimization for Phase Change Memory
by: Desai, Mahek, et al.
Published: (2025)

ARMAN: A Reconfigurable Monolithic 3D Accelerator Architecture for Convolutional Neural Networks
by: Sedaghatgoo, Ali, et al.
Published: (2024)

StoX-Net: Stochastic Processing of Partial Sums for Efficient In-Memory Computing DNN Accelerators
by: Rogers, Ethan G, et al.
Published: (2024)