Image de couverture de livre

HOPE: Holistic STT-RAM Architecture Exploration Framework for Future Cross-Platform Analysis

Fuente: arXiv

Enregistré dans:

Détails bibliographiques
Auteurs principaux:	SeyedFaraji, Saeed, Bichl, Markus, Aftab, Asad, Rehman, Semeen
Format:	Preprint
Publié:	2024
Sujets:	Hardware Architecture
Accès en ligne:	Acceder al recurso
Tags:	Ajouter un tag Pas de tags, Soyez le premier à ajouter un tag!

Documents similaires

OPTIMA: Design-Space Exploration of Discharge-Based In-SRAM Computing: Quantifying Energy-Accuracy Trade-Offs
par: Seyedfaraji, Saeed, et autres
Publié: (2024)

Reuse Detector: Improving the Management of STT-RAM SLLCs
par: RodrÍguez-RodrÍguez, Roberto, et autres
Publié: (2024)

STT-RAM-based Hierarchical In-Memory Computing
par: Gajaria, Dhruv, et autres
Publié: (2024)

SCART: Predicting STT-RAM Cache Retention Times Using Machine Learning
par: Gajaria, Dhruv, et autres
Publié: (2024)

ARC: DVFS-Aware Asymmetric-Retention STT-RAM Caches for Energy-Efficient Multicore Processors
par: Gajaria, Dhruv, et autres
Publié: (2024)

dRG-MEC: Decentralized Reinforced Green Offloading for MEC-enabled Cloud Network
par: Aftab, Asad, et autres
Publié: (2024)

3RSeT: Read Disturbance Rate Reduction in STT-MRAM Caches by Selective Tag Comparison
par: Cheshmikhani, Elham, et autres
Publié: (2025)

Enhancing Reliability of STT-MRAM Caches by Eliminating Read Disturbance Accumulation
par: Cheshmikhani, Elham, et autres
Publié: (2026)

ROBIN: Incremental Oblique Interleaved ECC for Reliability Improvement in STT-MRAM Caches
par: Cheshmikhani, Elham, et autres
Publié: (2026)

Holistic Optimization Framework for FPGA Accelerators
par: Pouget, Stéphane, et autres
Publié: (2025)

Stoch-IMC: A Bit-Parallel Stochastic In-Memory Computing Architecture Based on STT-MRAM
par: Hajisadeghi, Amir M., et autres
Publié: (2024)

LaZagna: An Open-Source Framework for Flexible 3D FPGA Architectural Exploration
par: Youssef, Ismael, et autres
Publié: (2025)

RHS-TRNG: A Resilient High-Speed True Random Number Generator Based on STT-MTJ Device
par: Fu, Siqing, et autres
Publié: (2023)

ARAS: An Adaptive Low-Cost ReRAM-Based Accelerator for DNNs
par: Sabri, Mohammad, et autres
Publié: (2024)

HURRY: Highly Utilized, Reconfigurable ReRAM-based In-situ Accelerator with Multifunctionality
par: Shin, Hery, et autres
Publié: (2024)

Hamun: An Approximate Computation Method to Prolong the Lifespan of ReRAM-Based Accelerators
par: Sabri, Mohammad, et autres
Publié: (2025)

Augmenting Von Neumann's Architecture for an Intelligent Future
par: Singh, Rajpreet, et autres
Publié: (2025)

LIMCA: LLM for Automating Analog In-Memory Computing Architecture Design Exploration
par: Vungarala, Deepak, et autres
Publié: (2025)

LASANA: Large-Scale Surrogate Modeling for Analog Neuromorphic Architecture Exploration
par: Ho, Jason, et autres
Publié: (2025)

Algorithm-hardware co-design for Energy-Efficient A/D conversion in ReRAM-based accelerators
par: Zhang, Chenguang, et autres
Publié: (2024)

Chiplet Actuary: A Quantitative Cost Model and Multi-Chiplet Architecture Exploration
par: Feng, Yinxiao, et autres
Publié: (2022)

RapidChiplet: A Toolchain for Rapid Design Space Exploration of Chiplet Architectures
par: Iff, Patrick, et autres
Publié: (2023)

ReCross: Efficient Embedding Reduction Scheme for In-Memory Computing using ReRAM-Based Crossbar
par: Lai, Yu-Hong, et autres
Publié: (2025)

Agentic Architect: An Agentic AI Framework for Architecture Design Exploration and Optimization
par: Blasberg, Alexander, et autres
Publié: (2026)

gem5 Co-Pilot: AI Assistant Agent for Architectural Design Space Exploration
par: Fu, Zuoming, et autres
Publié: (2025)

CIMinus: Empowering Sparse DNN Workloads Modeling and Exploration on SRAM-based CIM Architectures
par: Qi, Yingjie, et autres
Publié: (2025)

Pointer: An Energy-Efficient ReRAM-based Point Cloud Recognition Accelerator with Inter-layer and Intra-layer Optimizations
par: Zhang, Qijun, et autres
Publié: (2024)

DIRC-RAG: Accelerating Edge RAG with Robust High-Density and High-Loading-Bandwidth Digital In-ReRAM Computation
par: Shao, Kunming, et autres
Publié: (2025)

Microbenchmarking NVIDIA's Blackwell Architecture: An in-depth Architectural Analysis
par: Jarmusch, Aaron, et autres
Publié: (2025)

Pathfinding Future PIM Architectures by Demystifying a Commercial PIM Technology
par: Hyun, Bongjoon, et autres
Publié: (2023)

DreamRAM: A Fine-Grained Configurable Design Space Modeling Tool for Custom 3D Die-Stacked DRAM
par: Cai, Victor, et autres
Publié: (2025)

LUMINA: LLM-Guided GPU Architecture Exploration via Bottleneck Analysis
par: Zhang, Tao, et autres
Publié: (2026)

Field-Programmable Gate Array Architecture for Deep Learning: Survey & Future Directions
par: Boutros, Andrew, et autres
Publié: (2024)

Architectural Classification of XR Workloads: Cross-Layer Archetypes and Implications
par: Shi, Xinyu, et autres
Publié: (2026)

All-in-Memory Stochastic Computing using ReRAM
par: de Lima, João Paulo C., et autres
Publié: (2025)

4T2R X-ReRAM CiM Array for Variation-tolerant, Low-power, Massively Parallel MAC Operation
par: Kihara, Fuyuki, et autres
Publié: (2025)

Chiplets on Wheels: Review Paper on Holistic Chiplet Solutions for Autonomous Vehicles
par: Narashiman, Swathi, et autres
Publié: (2024)

Voyager: An End-to-End Framework for Design-Space Exploration and Generation of DNN Accelerators
par: Prabhu, Kartik, et autres
Publié: (2025)

ADOR: A Design Exploration Framework for LLM Serving with Enhanced Latency and Throughput
par: Kim, Junsoo, et autres
Publié: (2025)

DiffuSE: Cross-Layer Design Space Exploration of DNN Accelerator via Diffusion-Driven Optimization
par: Ren, Yi, et autres
Publié: (2025)