Chaos-Based Bitwise Dynamical Pseudorandom Number Generator on FPGA
Fuente:
arXiv
Enregistré dans:
| Auteurs principaux: | , , , , |
|---|---|
| Format: | Preprint |
| Publié: |
2024
|
| Sujets: | |
| Accès en ligne: | |
| Tags: |
Ajouter un tag
Pas de tags, Soyez le premier à ajouter un tag!
|
| _version_ | 1866929225287598080 |
|---|---|
| author | Garcia-Bosque, Miguel Pérez-Resa, Adrián Sánchez-Azqueta, Carlos Aldea, Concepción Celma, Santiago |
| author_facet | Garcia-Bosque, Miguel Pérez-Resa, Adrián Sánchez-Azqueta, Carlos Aldea, Concepción Celma, Santiago |
| contents | In this paper, a new pseudorandom number generator (PRNG) based on the logistic map has been proposed. To prevent the system to fall into short period orbits as well as increasing the randomness of the generated sequences, the proposed algorithm dynamically changes the parameters of the chaotic system. This PRNG has been implemented in a Virtex 7 field-programmable gate array (FPGA) with a 32-bit fixed point precision, using a total of 510 lookup tables (LUTs) and 120 registers. The sequences generated by the proposed algorithm have been subjected to the National Institute of Standards and Technology (NIST) randomness tests, passing all of them. By comparing the randomness with the sequences generated by a raw 32-bit logistic map, it is shown that, by using only an additional 16% of LUTs, the proposed PRNG obtains a much better performance in terms of randomness, increasing the NIST passing rate from 0.252 to 0.989. Finally, the proposed bitwise dynamical PRNG is compared with other chaos-based realizations previously proposed, showing great improvement in terms of resources and randomness. |
| format | Preprint |
| id |
arxiv_https___arxiv_org_abs_2401_15035 |
| institution | arXiv |
| publishDate | 2024 |
| record_format | arxiv |
| spellingShingle | Chaos-Based Bitwise Dynamical Pseudorandom Number Generator on FPGA Garcia-Bosque, Miguel Pérez-Resa, Adrián Sánchez-Azqueta, Carlos Aldea, Concepción Celma, Santiago Signal Processing Systems and Control In this paper, a new pseudorandom number generator (PRNG) based on the logistic map has been proposed. To prevent the system to fall into short period orbits as well as increasing the randomness of the generated sequences, the proposed algorithm dynamically changes the parameters of the chaotic system. This PRNG has been implemented in a Virtex 7 field-programmable gate array (FPGA) with a 32-bit fixed point precision, using a total of 510 lookup tables (LUTs) and 120 registers. The sequences generated by the proposed algorithm have been subjected to the National Institute of Standards and Technology (NIST) randomness tests, passing all of them. By comparing the randomness with the sequences generated by a raw 32-bit logistic map, it is shown that, by using only an additional 16% of LUTs, the proposed PRNG obtains a much better performance in terms of randomness, increasing the NIST passing rate from 0.252 to 0.989. Finally, the proposed bitwise dynamical PRNG is compared with other chaos-based realizations previously proposed, showing great improvement in terms of resources and randomness. |
| title | Chaos-Based Bitwise Dynamical Pseudorandom Number Generator on FPGA |
| topic | Signal Processing Systems and Control |
| url | https://arxiv.org/abs/2401.15035 |