Analog Circuit Sizing Using Machine Learning Based Transistor Circuit Model
Fuente:
arXiv
Saved in:
| Main Author: | |
|---|---|
| Format: | Preprint |
| Published: |
2023
|
| Subjects: | |
| Online Access: | |
| Tags: |
Add Tag
No Tags, Be the first to tag this record!
|
| _version_ | 1866909087278563328 |
|---|---|
| author | Rajeoni, Alireza Bagheri |
| author_facet | Rajeoni, Alireza Bagheri |
| contents | In this work, a new method for designing an analog circuit for deep sub-micron CMOS fabrication processes is proposed. The proposed method leverages the regression algorithms with the transistor circuit model to size a transistor in 0.18 um technology fast and without using simulation software. Threshold voltage, output resistance, and the product of mobility and oxide capacitance are key parameters in the transistor circuit model to size a transistor. For nano-scale transistors, however, these parameters are nonlinear with respect to electrical and physical characteristics of transistors and circuit simulator is needed to find the value of these parameters and therefore the design time increases. Regression analysis is utilized to predict values of these parameters. We demonstrate the performance of the proposed method by designing a Current Feedback Instrumentational Amplifier (CFIA). We show that the presented method accomplishes higher than 90% accuracy in predicting the desired value of W. It reduces the design time over 97% compared to conventional methods. The designed circuit using the proposed method consumes 5.76 uW power and has a Common Mode Rejection Ratio (CMRR) of 35.83 dB and it results in achieving 8.17 V/V gain. |
| format | Preprint |
| id |
arxiv_https___arxiv_org_abs_2401_16425 |
| institution | arXiv |
| publishDate | 2023 |
| record_format | arxiv |
| spellingShingle | Analog Circuit Sizing Using Machine Learning Based Transistor Circuit Model Rajeoni, Alireza Bagheri Other Computer Science B.7.2; B.5.1; I.2.1 In this work, a new method for designing an analog circuit for deep sub-micron CMOS fabrication processes is proposed. The proposed method leverages the regression algorithms with the transistor circuit model to size a transistor in 0.18 um technology fast and without using simulation software. Threshold voltage, output resistance, and the product of mobility and oxide capacitance are key parameters in the transistor circuit model to size a transistor. For nano-scale transistors, however, these parameters are nonlinear with respect to electrical and physical characteristics of transistors and circuit simulator is needed to find the value of these parameters and therefore the design time increases. Regression analysis is utilized to predict values of these parameters. We demonstrate the performance of the proposed method by designing a Current Feedback Instrumentational Amplifier (CFIA). We show that the presented method accomplishes higher than 90% accuracy in predicting the desired value of W. It reduces the design time over 97% compared to conventional methods. The designed circuit using the proposed method consumes 5.76 uW power and has a Common Mode Rejection Ratio (CMRR) of 35.83 dB and it results in achieving 8.17 V/V gain. |
| title | Analog Circuit Sizing Using Machine Learning Based Transistor Circuit Model |
| topic | Other Computer Science B.7.2; B.5.1; I.2.1 |
| url | https://arxiv.org/abs/2401.16425 |