Image de couverture de livre

Optimization of a Line Detection Algorithm for Autonomous Vehicles on a RISC-V with Accelerator

Fuente: arXiv

Enregistré dans:

Détails bibliographiques
Auteurs principaux:	Belda, María José, Olcoz, Katzalin, Castro, Fernando, Tirado, Francisco
Format:	Preprint
Publié:	2024
Sujets:	Hardware Architecture
Accès en ligne:	Acceder al recurso
Tags:	Ajouter un tag Pas de tags, Soyez le premier à ajouter un tag!

Documents similaires

Exploiting pre-optimized kernels with polyhedral transformations for CGRA compilation
par: Wang, Yuxuan, et autres
Publié: (2026)

Hardware-Aware Neural Network Compilation with Learned Optimization: A RISC-V Accelerator Approach
par: Ganti, Ravindra, et autres
Publié: (2025)

A comprehensive evaluation of spatial co-execution on GPUs using MPS and MIG technologies
par: Villarrubia, Jorge, et autres
Publié: (2026)

Hypervisor Extension for a RISC-V Processor
par: Gauchola, Jaume, et autres
Publié: (2024)

Optimizing Energy Efficiency in Subthreshold RISC-V Cores
par: Djupdal, Asbjørn, et autres
Publié: (2025)

CIMR-V: An End-to-End SRAM-based CIM Accelerator with RISC-V for AI Edge Device
par: and, Yan-Cheng Guo, et autres
Publié: (2025)

Work-In-Progress: Accelerating Numpy With OpenBLAS For Open-Source RISC-V Chips
par: Koenig, Cyril, et autres
Publié: (2025)

Optimizing Structured-Sparse Matrix Multiplication in RISC-V Vector Processors
par: Titopoulos, Vasileios, et autres
Publié: (2025)

WebRISC-V: A 64-bit RISC-V Pipeline Simulator for Computer Architecture Classes
par: Giorgi, Roberto, et autres
Publié: (2025)

VMXDOTP: A RISC-V Vector ISA Extension for Efficient Microscaling (MX) Format Acceleration
par: Wipfli, Max, et autres
Publié: (2026)

In-Pipeline Integration of Digital In-Memory-Computing into RISC-V Vector Architecture to Accelerate Deep Learning
par: Spagnolo, Tommaso, et autres
Publié: (2026)

RISC-V processor enhanced with a dynamic micro-decoder unit
par: Pottier, Juliette, et autres
Publié: (2024)

Real-time Object Detection and Associated Hardware Accelerators Targeting Autonomous Vehicles: A Review
par: Sali, Safa, et autres
Publié: (2025)

Wildcat: Educational RISC-V Microprocessors
par: Schoeberl, Martin
Publié: (2025)

HyperCroc: End-to-End Open-Source RISC-V MCU with a Plug-In Interface for Domain-Specific Accelerators
par: Sauter, Philippe, et autres
Publié: (2026)

Lyra: A Hardware-Accelerated RISC-V Verification Framework with Generative Model-Based Processor Fuzzing
par: Huo, Juncheng, et autres
Publié: (2025)

SpikeStream: Accelerating Spiking Neural Network Inference on RISC-V Clusters with Sparse Computation Extensions
par: Manoni, Simone, et autres
Publié: (2025)

Towards Zero-Stall Matrix Multiplication on Energy-Efficient RISC-V Clusters for Machine Learning Acceleration
par: Colagrande, Luca, et autres
Publié: (2025)

Verification and Validation (V&V)-in-the-Loop for RISC-V Design: The Holistic Vision of BZL
par: Ahmed, Sajjad, et autres
Publié: (2026)

Design, Implementation and Evaluation of the SVNAPOT Extension on a RISC-V Processor
par: Papadopoulos, Nikolaos-Charalampos, et autres
Publié: (2024)

Branch Prediction in Hardcaml for a RISC-V 32im CPU
par: Saveau, Alex
Publié: (2023)

Microarchitectural Co-Optimization for Sustained Throughput of RISC-V Multi-Lane Chaining Vector Processors
par: Wang, Weiying, et autres
Publié: (2026)

Implementing and Optimizing an Open-Source SD-card Host Controller for RISC-V SoCs
par: Vanoni, Axel, et autres
Publié: (2026)

X-HEEP: An Open-Source, Configurable and Extendible RISC-V Microcontroller for the Exploration of Ultra-Low-Power Edge Accelerators
par: Machetti, Simone, et autres
Publié: (2024)

Web-Based Simulator of Superscalar RISC-V Processors
par: Jaros, Jiri, et autres
Publié: (2024)

Support Vector Machines Classification on Bendable RISC-V
par: Vergos, Polykarpos, et autres
Publié: (2025)

Efficient Implementation of RISC-V Vector Permutation Instructions
par: Titopoulos, Vasileios, et autres
Publié: (2025)

ARISE: Automating RISC-V Instruction Set Extension
par: Hager-Clukas, Andreas, et autres
Publié: (2025)

Runtime Energy Monitoring for RISC-V Soft-Cores
par: Scionti, Alberto, et autres
Publié: (2025)

Chiplet-Based RISC-V SoC with Modular AI Acceleration
par: Bharadwaj, Suhas Suresh, et autres
Publié: (2025)

Vorion: A RISC-V GPU with Hardware-Accelerated 3D Gaussian Rendering and Training
par: Wang, Yipeng, et autres
Publié: (2025)

HULK-V: a Heterogeneous Ultra-low-power Linux capable RISC-V SoC
par: Valente, Luca, et autres
Publié: (2022)

RISC-V V Vector Extension (RVV) with reduced number of vector registers
par: Jacobs, Eino, et autres
Publié: (2024)

Functional ISS-Driven Verification of Superscalar RISC-V Processors
par: Galimberti, Andrea, et autres
Publié: (2024)

Floating Point HUB Adder for RISC-V Sargantana Processor
par: Bandera, Gerardo, et autres
Publié: (2024)

Static Hardware Partitioning on RISC-V -- Shortcomings, Limitations, and Prospects
par: Ramsauer, Ralf, et autres
Publié: (2022)

Decoupled Control Flow and Data Access in RISC-V GPGPUs
par: Sarda, Giuseppe M., et autres
Publié: (2025)

Using Formal Verification to Evaluate Single Event Upsets in a RISC-V Core
par: Xue, Bing, et autres
Publié: (2024)

REPTILES: Repeated Tiles of Sargantana, a RISC-V multicore based on OpenPiton
par: Oliete-Escuín, Noelia, et autres
Publié: (2026)

MultiVic: A Time-Predictable RISC-V Multi-Core Processor Optimized for Neural Network Inference
par: Kirschner, Maximilian, et autres
Publié: (2025)