:: Library Catalog

Imagen de Portada

Guardado en:

Detalles Bibliográficos
Autores principales:	Belda, María José, Olcoz, Katzalin, Castro, Fernando, Tirado, Francisco
Formato:	Preprint
Publicado:	2024
Materias:	Hardware Architecture
Acceso en línea:	https://arxiv.org/abs/2402.00496
Etiquetas:	Agregar Etiqueta Sin Etiquetas, Sea el primero en etiquetar este registro!

Ejemplares similares

Exploiting pre-optimized kernels with polyhedral transformations for CGRA compilation
por: Wang, Yuxuan, et al.
Publicado: (2026)

A comprehensive evaluation of spatial co-execution on GPUs using MPS and MIG technologies
por: Villarrubia, Jorge, et al.
Publicado: (2026)

Hardware-Aware Neural Network Compilation with Learned Optimization: A RISC-V Accelerator Approach
por: Ganti, Ravindra, et al.
Publicado: (2025)

Hypervisor Extension for a RISC-V Processor
por: Gauchola, Jaume, et al.
Publicado: (2024)

Optimizing Energy Efficiency in Subthreshold RISC-V Cores
por: Djupdal, Asbjørn, et al.
Publicado: (2025)

CIMR-V: An End-to-End SRAM-based CIM Accelerator with RISC-V for AI Edge Device
por: and, Yan-Cheng Guo, et al.
Publicado: (2025)

Work-In-Progress: Accelerating Numpy With OpenBLAS For Open-Source RISC-V Chips
por: Koenig, Cyril, et al.
Publicado: (2025)

RISC-V processor enhanced with a dynamic micro-decoder unit
por: Pottier, Juliette, et al.
Publicado: (2024)

Optimizing Structured-Sparse Matrix Multiplication in RISC-V Vector Processors
por: Titopoulos, Vasileios, et al.
Publicado: (2025)

WebRISC-V: A 64-bit RISC-V Pipeline Simulator for Computer Architecture Classes
por: Giorgi, Roberto, et al.
Publicado: (2025)

VMXDOTP: A RISC-V Vector ISA Extension for Efficient Microscaling (MX) Format Acceleration
por: Wipfli, Max, et al.
Publicado: (2026)

In-Pipeline Integration of Digital In-Memory-Computing into RISC-V Vector Architecture to Accelerate Deep Learning
por: Spagnolo, Tommaso, et al.
Publicado: (2026)

Wildcat: Educational RISC-V Microprocessors
por: Schoeberl, Martin
Publicado: (2025)

HyperCroc: End-to-End Open-Source RISC-V MCU with a Plug-In Interface for Domain-Specific Accelerators
por: Sauter, Philippe, et al.
Publicado: (2026)

Real-time Object Detection and Associated Hardware Accelerators Targeting Autonomous Vehicles: A Review
por: Sali, Safa, et al.
Publicado: (2025)

Lyra: A Hardware-Accelerated RISC-V Verification Framework with Generative Model-Based Processor Fuzzing
por: Huo, Juncheng, et al.
Publicado: (2025)

SpikeStream: Accelerating Spiking Neural Network Inference on RISC-V Clusters with Sparse Computation Extensions
por: Manoni, Simone, et al.
Publicado: (2025)

Towards Zero-Stall Matrix Multiplication on Energy-Efficient RISC-V Clusters for Machine Learning Acceleration
por: Colagrande, Luca, et al.
Publicado: (2025)

Verification and Validation (V&V)-in-the-Loop for RISC-V Design: The Holistic Vision of BZL
por: Ahmed, Sajjad, et al.
Publicado: (2026)

Design, Implementation and Evaluation of the SVNAPOT Extension on a RISC-V Processor
por: Papadopoulos, Nikolaos-Charalampos, et al.
Publicado: (2024)

Branch Prediction in Hardcaml for a RISC-V 32im CPU
por: Saveau, Alex
Publicado: (2023)

Chiplet-Based RISC-V SoC with Modular AI Acceleration
por: Bharadwaj, Suhas Suresh, et al.
Publicado: (2025)

Microarchitectural Co-Optimization for Sustained Throughput of RISC-V Multi-Lane Chaining Vector Processors
por: Wang, Weiying, et al.
Publicado: (2026)

Implementing and Optimizing an Open-Source SD-card Host Controller for RISC-V SoCs
por: Vanoni, Axel, et al.
Publicado: (2026)

Web-Based Simulator of Superscalar RISC-V Processors
por: Jaros, Jiri, et al.
Publicado: (2024)

Support Vector Machines Classification on Bendable RISC-V
por: Vergos, Polykarpos, et al.
Publicado: (2025)

Efficient Implementation of RISC-V Vector Permutation Instructions
por: Titopoulos, Vasileios, et al.
Publicado: (2025)

ARISE: Automating RISC-V Instruction Set Extension
por: Hager-Clukas, Andreas, et al.
Publicado: (2025)

Runtime Energy Monitoring for RISC-V Soft-Cores
por: Scionti, Alberto, et al.
Publicado: (2025)

Vorion: A RISC-V GPU with Hardware-Accelerated 3D Gaussian Rendering and Training
por: Wang, Yipeng, et al.
Publicado: (2025)

X-HEEP: An Open-Source, Configurable and Extendible RISC-V Microcontroller for the Exploration of Ultra-Low-Power Edge Accelerators
por: Machetti, Simone, et al.
Publicado: (2024)

Assessing Tenstorrent's RISC-V MatMul Acceleration Capabilities
por: Cavagna, Hiari Pizzini, et al.
Publicado: (2025)

Accelerating GenAI Workloads by Enabling RISC-V Microkernel Support in IREE
por: Ahmad, Adeel, et al.
Publicado: (2025)

HULK-V: a Heterogeneous Ultra-low-power Linux capable RISC-V SoC
por: Valente, Luca, et al.
Publicado: (2022)

RISC-V V Vector Extension (RVV) with reduced number of vector registers
por: Jacobs, Eino, et al.
Publicado: (2024)

Using Formal Verification to Evaluate Single Event Upsets in a RISC-V Core
por: Xue, Bing, et al.
Publicado: (2024)

REPTILES: Repeated Tiles of Sargantana, a RISC-V multicore based on OpenPiton
por: Oliete-Escuín, Noelia, et al.
Publicado: (2026)

Functional ISS-Driven Verification of Superscalar RISC-V Processors
por: Galimberti, Andrea, et al.
Publicado: (2024)

Floating Point HUB Adder for RISC-V Sargantana Processor
por: Bandera, Gerardo, et al.
Publicado: (2024)

Static Hardware Partitioning on RISC-V -- Shortcomings, Limitations, and Prospects
por: Ramsauer, Ralf, et al.
Publicado: (2022)