Cover Image

Reuse Detector: Improving the Management of STT-RAM SLLCs

Fuente: arXiv

Saved in:

Bibliographic Details
Main Authors:	RodrÍguez-RodrÍguez, Roberto, DÍaz, Javier, Castro, Fernando, IbÁÑez, Pablo, Chaver, Daniel, ViÑals, Víctor, Saez, Juan Carlos, Prieto-Matias, Manuel, Pinuel, Luis, Monreal, Teresa, LlaberÍa, Jose María
Format:	Preprint
Published:	2024
Subjects:	Hardware Architecture
Online Access:	Acceder al recurso
Tags:	Add Tag No Tags, Be the first to tag this record!

Similar Items

Narrow-QRS Tachycardia: Supraventricular or Fascicular Ventricular Tachycardia?
by: Jany RodrÍguez Londres
Published: (2017)

Evaluation of tolerance to Phytophthora cinnamomi Rands in avocado ( Persea americana Miller.) germplasm
by: Eberto RodrÌguez Henao
Published: (2017)

Traditional knowledge on integrated pest and weed management in chayote (Sechium edule (Jacq.) Sw.) crops from localities of Chiapas, Mexico
by: Luis Alfredo RodrÌguez-Larramendi
Published: (2017)

La cuestión agraria marxista y la política agraria venezolana, 1950-2008
by: José E. RodrÍguez Rojas
Published: (2013)

Growth rate of Calanus chilensis and Calanus glacialis determined experimentally
by: Escribano, Rubén, et al.
Published: (2014)

STT-RAM-based Hierarchical In-Memory Computing
by: Gajaria, Dhruv, et al.
Published: (2024)

Ecological and Technological Insights to Enhance Rice Production: A Machine Learning Approach for Sustainable Agriculture in Granma, Cuba
by: Afzal Ahmed Dar, et al.
Published: (2026)

HOPE: Holistic STT-RAM Architecture Exploration Framework for Future Cross-Platform Analysis
by: SeyedFaraji, Saeed, et al.
Published: (2024)

SCART: Predicting STT-RAM Cache Retention Times Using Machine Learning
by: Gajaria, Dhruv, et al.
Published: (2024)

ARC: DVFS-Aware Asymmetric-Retention STT-RAM Caches for Energy-Efficient Multicore Processors
by: Gajaria, Dhruv, et al.
Published: (2024)

Enhancing Reliability of STT-MRAM Caches by Eliminating Read Disturbance Accumulation
by: Cheshmikhani, Elham, et al.
Published: (2026)

Teaching Experiences using the RVfpga Package
by: Chaver, D., et al.
Published: (2024)

ROBIN: Incremental Oblique Interleaved ECC for Reliability Improvement in STT-MRAM Caches
by: Cheshmikhani, Elham, et al.
Published: (2026)

LFOC+: A Fair OS-level Cache-Clustering Policy for Commodity Multicore Systems
by: Saez, Juan Carlos, et al.
Published: (2024)

RHS-TRNG: A Resilient High-Speed True Random Number Generator Based on STT-MTJ Device
by: Fu, Siqing, et al.
Published: (2023)

Improving the Representativeness of Simulation Intervals for the Cache Memory System
by: Bueno, Nicolas, et al.
Published: (2024)

ARAS: An Adaptive Low-Cost ReRAM-Based Accelerator for DNNs
by: Sabri, Mohammad, et al.
Published: (2024)

HURRY: Highly Utilized, Reconfigurable ReRAM-based In-situ Accelerator with Multifunctionality
by: Shin, Hery, et al.
Published: (2024)

Hamun: An Approximate Computation Method to Prolong the Lifespan of ReRAM-Based Accelerators
by: Sabri, Mohammad, et al.
Published: (2025)

Stoch-IMC: A Bit-Parallel Stochastic In-Memory Computing Architecture Based on STT-MRAM
by: Hajisadeghi, Amir M., et al.
Published: (2024)

All-in-Memory Stochastic Computing using ReRAM
by: de Lima, João Paulo C., et al.
Published: (2025)

Algorithm-hardware co-design for Energy-Efficient A/D conversion in ReRAM-based accelerators
by: Zhang, Chenguang, et al.
Published: (2024)

3RSeT: Read Disturbance Rate Reduction in STT-MRAM Caches by Selective Tag Comparison
by: Cheshmikhani, Elham, et al.
Published: (2025)

Transitive Array: An Efficient GEMM Accelerator with Result Reuse
by: Guo, Cong, et al.
Published: (2025)

HyDRA: Deadline and Reuse-Aware Cacheability for Hardware Accelerators
by: Agarwal, Ayushi, et al.
Published: (2026)

DIRC-RAG: Accelerating Edge RAG with Robust High-Density and High-Loading-Bandwidth Digital In-ReRAM Computation
by: Shao, Kunming, et al.
Published: (2025)

Pointer: An Energy-Efficient ReRAM-based Point Cloud Recognition Accelerator with Inter-layer and Intra-layer Optimizations
by: Zhang, Qijun, et al.
Published: (2024)

A 5T-2MTJ STT-assisted Spin Orbit Torque based Ternary Content Addressable Memory for Hardware Accelerators
by: Narla, Siri, et al.
Published: (2024)

DreamRAM: A Fine-Grained Configurable Design Space Modeling Tool for Custom 3D Die-Stacked DRAM
by: Cai, Victor, et al.
Published: (2025)

Sensitivity-Aware Mixed-Precision Quantization for ReRAM-based Computing-in-Memory
by: Chen, Guan-Cheng, et al.
Published: (2025)

Towards Memory Specialization: A Case for Long-Term and Short-Term RAM
by: Li, Peijing, et al.
Published: (2025)

Online Soft Error Tolerance in ReRAM Crossbars for Deep Learning Accelerators
by: Khezeli, Benyamin, et al.
Published: (2024)

4T2R X-ReRAM CiM Array for Variation-tolerant, Low-power, Massively Parallel MAC Operation
by: Kihara, Fuyuki, et al.
Published: (2025)

A Low-Power Sparse Deep Learning Accelerator with Optimized Data Reuse
by: Hsu, Kai-Chieh, et al.
Published: (2025)

RACAM: Enhancing DRAM with Reuse-Aware Computation and Automated Mapping for ML Inference
by: Ma, Siyuan, et al.
Published: (2025)

Reuse and Blend: Energy-Efficient Optical Neural Network Enabled by Weight Sharing
by: Xu, Bo, et al.
Published: (2024)

LFOC: A Lightweight Fairness-Oriented Cache Clustering Policy for Commodity Multicores
by: García-García, Adrián, et al.
Published: (2024)

Big-PERCIVAL: Exploring the Native Use of 64-Bit Posit Arithmetic in Scientific Computing
by: Mallasén, David, et al.
Published: (2023)

SemanticBBV: A Semantic Signature for Cross-Program Knowledge Reuse in Microarchitecture Simulation
by: Liu, Zhenguo, et al.
Published: (2025)

GTA: a new General Tensor Accelerator with Better Area Efficiency and Data Reuse
by: Ai, Chenyang, et al.
Published: (2024)