Cocco: Hardware-Mapping Co-Exploration towards Memory Capacity-Communication Optimization

Documenti analoghi

• Chiplet Actuary: A Quantitative Cost Model and Multi-Chiplet Architecture Exploration
  di: Feng, Yinxiao, et al.
  Pubblicazione: (2022)
• SoMa: Identifying, Exploring, and Understanding the DRAM Communication Scheduling Space for DNN Accelerators
  di: Cai, Jingwei, et al.
  Pubblicazione: (2025)
• Switch-Less Dragonfly on Wafers: A Scalable Interconnection Architecture based on Wafer-Scale Integration
  di: Feng, Yinxiao, et al.
  Pubblicazione: (2024)
• MCMComm: Hardware-Software Co-Optimization for End-to-End Communication in Multi-Chip-Modules
  di: Raj, Ritik, et al.
  Pubblicazione: (2025)
• CIM-Tuner: Balancing the Compute and Storage Capacity of SRAM-CIM Accelerator via Hardware-mapping Co-exploration
  di: Chen, Jinwu, et al.
  Pubblicazione: (2026)