Image de couverture de livre

Improving the Representativeness of Simulation Intervals for the Cache Memory System

Fuente: arXiv

Enregistré dans:

Détails bibliographiques
Auteurs principaux:	Bueno, Nicolas, Castro, Fernando, Pinuel, Luis, Gomez-Perez, Jose Ignacio, Catthoor, Francky
Format:	Preprint
Publié:	2024
Sujets:	Hardware Architecture
Accès en ligne:	Acceder al recurso
Tags:	Ajouter un tag Pas de tags, Soyez le premier à ajouter un tag!

Documents similaires

Architectural Classification of XR Workloads: Cross-Layer Archetypes and Implications
par: Shi, Xinyu, et autres
Publié: (2026)

Optimizing GEMM for Energy and Performance on Versal ACAP Architectures
par: Papalamprou, Ilias, et autres
Publié: (2025)

PIMfused: Near-Bank DRAM-PIM with Fused-layer Dataflow for CNN Data Transfer Optimization
par: Yang, Simei, et autres
Publié: (2025)

Addressing memory bandwidth scalability in vector processors for streaming applications
par: Altayo, Jordi, et autres
Publié: (2025)

Calibrating DRAMPower Model for HPC: A Runtime Perspective from Real-Time Measurements
par: Shi, Xinyu, et autres
Publié: (2024)

FlexVector: A SpMM Vector Processor with Flexible VRF for GCNs on Varying-Sparsity Graphs
par: Li, Bohan, et autres
Publié: (2026)

Physical Design Exploration of a Wire-Friendly Domain-Specific Processor for Angstrom-Era Nodes
par: Ruotolo, Lorenzo, et autres
Publié: (2025)

Reuse Detector: Improving the Management of STT-RAM SLLCs
par: RodrÍguez-RodrÍguez, Roberto, et autres
Publié: (2024)

Ecco: Improving Memory Bandwidth and Capacity for LLMs via Entropy-aware Cache Compression
par: Cheng, Feng, et autres
Publié: (2025)

LFOC+: A Fair OS-level Cache-Clustering Policy for Commodity Multicore Systems
par: Saez, Juan Carlos, et autres
Publié: (2024)

Exploring DRAM Cache Prefetching for Pooled Memory
par: Tirumalasetty, Chandrahas, et autres
Publié: (2024)

Different Perspectives of Memory System Simulation
par: Esmaili-Dokht, Pouya, et autres
Publié: (2026)

CMD: A Cache-assisted GPU Memory Deduplication Architecture
par: Zhao, Wei, et autres
Publié: (2024)

Bandwidth-Effective DRAM Cache for GPUs with Storage-Class Memory
par: Hong, Jeongmin, et autres
Publié: (2024)

The Bicameral Cache: a split cache for vector architectures
par: Rebolledo, Susana, et autres
Publié: (2024)

Area-Efficient In-Memory Computing for Mixture-of-Experts via Multiplexing and Caching
par: Gao, Hanyuan, et autres
Publié: (2026)

A Mess of Memory System Benchmarking, Simulation and Application Profiling
par: Esmaili-Dokht, Pouya, et autres
Publié: (2024)

A Full-System Simulation Framework for CXL-Based SSD Memory System
par: Wang, Yaohui, et autres
Publié: (2025)

DL-PIM: Improving Data Locality in Processing-in-Memory Systems
par: Tian, Parker Hao, et autres
Publié: (2025)

Rhea: a Framework for Fast Design and Validation of RTL Cache-Coherent Memory Subsystems
par: Zoni, Davide, et autres
Publié: (2025)

Fletch: File-System Metadata Caching in Programmable Switches
par: Liu, Qingxiu, et autres
Publié: (2025)

RTeAAL Sim: Using Tensor Algebra to Represent and Accelerate RTL Simulation (Extended Version)
par: Zhu, Yan, et autres
Publié: (2026)

An O(m+n)-Space Spatiotemporal Denoising Filter with Cache-Like Memories for Dynamic Vision Sensors
par: Zhao, Qinghang, et autres
Publié: (2024)

The Open-Source BlackParrot-BedRock Cache Coherence System
par: Wyse, Mark Unruh
Publié: (2025)

Choreographer: A Full-System Framework for Fine-Grained Tasks in Cache Hierarchies
par: Nguyen, Hoa, et autres
Publié: (2025)

Modeling and Simulating Emerging Memory Technologies: A Tutorial
par: Chen, Yun-Chih, et autres
Publié: (2025)

Per-Bank Bandwidth Regulation of Shared Last-Level Cache for Real-Time Systems
par: Sullivan, Connor, et autres
Publié: (2024)

EONSim: An NPU Simulator for On-Chip Memory and Embedding Vector Operations
par: Choi, Sangun, et autres
Publié: (2025)

Teaching Experiences using the RVfpga Package
par: Chaver, D., et autres
Publié: (2024)

A TRRIP Down Memory Lane: Temperature-Based Re-Reference Interval Prediction For Instruction Caching
par: Kao, Henry, et autres
Publié: (2025)

PIMSIM-NN: An ISA-based Simulation Framework for Processing-in-Memory Accelerators
par: Wang, Xinyu, et autres
Publié: (2024)

Anatomy of the gem5 Simulator: AtomicSimpleCPU, TimingSimpleCPU, O3CPU, and Their Interaction with the Ruby Memory System
par: Söderström, Johan, et autres
Publié: (2025)

Potential and Limitation of High-Frequency Cores and Caches
par: Pai, Kunal, et autres
Publié: (2024)

TDRAM: Tag-enhanced DRAM for Efficient Caching
par: Babaie, Maryam, et autres
Publié: (2024)

CAMASim: A Comprehensive Simulation Framework for Content-Addressable Memory based Accelerators
par: Li, Mengyuan, et autres
Publié: (2024)

DCI: A Coordinated Allocation and Filling Workload-Aware Dual-Cache Allocation GNN Inference Acceleration System
par: Luo, Yi, et autres
Publié: (2025)

PUMA: Efficient and Low-Cost Memory Allocation and Alignment Support for Processing-Using-Memory Architectures
par: Oliveira, Geraldo F., et autres
Publié: (2024)

FPGA-based Hyrbid Memory Emulation System
par: Wen, Fei, et autres
Publié: (2020)

Efficient Page Migration in Hybrid Memory Systems
par: Upasna, et autres
Publié: (2026)

Unicorn-CIM: Uncovering the Vulnerability and Improving the Resilience of High-Precision Compute-in-Memory
par: Li, Qiufeng, et autres
Publié: (2025)