Cover Image

Hardware Phi-1.5B: A Large Language Model Encodes Hardware Domain Specific Knowledge

Fuente: arXiv

Saved in:

Bibliographic Details
Main Authors:	Fu, Weimin, Li, Shijie, Zhao, Yifang, Ma, Haocheng, Dutta, Raj, Zhang, Xuan, Yang, Kaichen, Jin, Yier, Guo, Xiaolong
Format:	Preprint
Published:	2024
Subjects:	Computation and Language Artificial Intelligence Hardware Architecture
Online Access:	Acceder al recurso
Tags:	Add Tag No Tags, Be the first to tag this record!

Similar Items

LLM4SecHW: Leveraging Domain Specific Large Language Model for Hardware Debugging
by: Fu, Weimin, et al.
Published: (2024)

From Natural Language to Silicon: The Representation Bottleneck in LLM Hardware Design
by: Fu, Weimin, et al.
Published: (2026)

HFRWKV: A High-Performance Fully On-Chip Hardware Accelerator for RWKV
by: Shijie, Liu, et al.
Published: (2026)

SeDA: Secure and Efficient DNN Accelerators with Hardware/Software Synergy
by: Xuan, Wei, et al.
Published: (2025)

Evaluating the Effectiveness of Microarchitectural Hardware Fault Detection for Application-Specific Requirements
by: Papadopoulos, Konstantinos-Nikolaos, et al.
Published: (2024)

MCMComm: Hardware-Software Co-Optimization for End-to-End Communication in Multi-Chip-Modules
by: Raj, Ritik, et al.
Published: (2025)

AnalogSAGE: Self-evolving Analog Design Multi-Agents with Stratified Memory and Grounded Experience
by: Wang, Zining, et al.
Published: (2025)

Sustainable Hardware Specialization
by: Dangi, Pranav, et al.
Published: (2024)

Manticore: Hardware-Accelerated RTL Simulation with Static Bulk-Synchronous Parallelism
by: Emami, Mahyar, et al.
Published: (2023)

AssertLLM: Generating Hardware Verification Assertions from Design Specifications via Multi-LLMs
by: Yan, Zhiyuan, et al.
Published: (2024)

Hardware-based Heterogeneous Memory Management for Large Language Model Inference
by: Hwang, Soojin, et al.
Published: (2025)

Hardware Acceleration of Kolmogorov-Arnold Network (KAN) in Large-Scale Systems
by: Huang, Wei-Hsing, et al.
Published: (2025)

AssertLLM: Generating and Evaluating Hardware Verification Assertions from Design Specifications via Multi-LLMs
by: Fang, Wenji, et al.
Published: (2024)

CHAOS: Controlled Hardware fAult injectOr System for gem5
by: Vinciguerra, Elio, et al.
Published: (2026)

Aquas: Enhancing Domain Specialization through Holistic Hardware-Software Co-Optimization based on MLIR
by: Zou, Yuyang, et al.
Published: (2025)

CogSys: Efficient and Scalable Neurosymbolic Cognition System via Algorithm-Hardware Co-Design
by: Wan, Zishen, et al.
Published: (2025)

Domain-specific Hardware Acceleration for Model Predictive Path Integral Control
by: Tanguy-Legac, Erwan, et al.
Published: (2026)

FPGA-Optimized Hardware Accelerator for Fast Fourier Transform and Singular Value Decomposition in AI
by: Ding, Hong, et al.
Published: (2025)

Cocco: Hardware-Mapping Co-Exploration towards Memory Capacity-Communication Optimization
by: Tan, Zhanhong, et al.
Published: (2024)

ChatSVA: Bridging SVA Generation for Hardware Verification via Task-Specific LLMs
by: Fu, Lik Tung, et al.
Published: (2026)

In-Situ Hardware Error Detection Using Specification-Derived Petri Net Models and Behavior-Derived State Sequences
by: Tanaka, Tomonari, et al.
Published: (2025)

FireBridge: Cycle-Accurate Hardware + Firmware Co-Verification for Modern Accelerators
by: Abarajithan, G, et al.
Published: (2026)

"vcd2df" -- Leveraging Data Science Insights for Hardware Security Research
by: Deutschbein, Calvin, et al.
Published: (2025)

Analyzing and Improving Hardware Modeling of Accel-Sim
by: Huerta, Rodrigo, et al.
Published: (2024)

Hardware and software build flow with SoCMake
by: Pejašinović, Risto, et al.
Published: (2025)

QED: Scalable Verification of Hardware Memory Consistency
by: Ravi, Gokulan, et al.
Published: (2024)

NeuroVM: Dynamic Neuromorphic Hardware Virtualization
by: Isik, Murat, et al.
Published: (2024)

In-Memory Computing Architecture for Efficient Hardware Security
by: Ajmi, Hala, et al.
Published: (2024)

TLX: Hardware-Native, Evolvable MIMW GPU Compiler for Large-scale Production Environments
by: Guan, Yue, et al.
Published: (2026)

Spec2RTL-Agent: Automated Hardware Code Generation from Complex Specifications Using LLM Agent Systems
by: Yu, Zhongzhi, et al.
Published: (2025)

Gaze into the Pattern: Characterizing Spatial Patterns with Internal Temporal Correlations for Hardware Prefetching
by: Chen, Zixiao, et al.
Published: (2024)

HERO: Hardware-Efficient RL-based Optimization Framework for NeRF Quantization
by: Zhang, Yipu, et al.
Published: (2025)

Hardware-Aware DNN Compression for Homogeneous Edge Devices
by: Zhang, Kunlong, et al.
Published: (2025)

Look-Up Table based Neural Network Hardware
by: Sen, Ovishake, et al.
Published: (2024)

Direct Integer Division in RNS and its Hardware Solutions
by: Olsen, Eric B.
Published: (2026)

Bombyx: OpenCilk Compilation for FPGA Hardware Acceleration
by: Shahawy, Mohamed, et al.
Published: (2025)

Closing the Gap Between Float and Posit Hardware Efficiency
by: Jonnalagadda, Aditya Anirudh, et al.
Published: (2026)

HLStrans: Dataset for C-to-HLS Hardware Code Synthesis
by: Zou, Qingyun, et al.
Published: (2025)

A Power-Efficient Hardware Implementation of L-Mul
by: Chen, Ruiqi, et al.
Published: (2024)

Hardware for converting floating-point to the microscaling (MX) format
by: Gorodecky, Danila, et al.
Published: (2024)