Image de couverture de livre

MATLAB Simulator of Level-Index Arithmetic

Fuente: arXiv

Enregistré dans:

Détails bibliographiques
Auteur principal:	Mikaitis, Mantas
Format:	Preprint
Publié:	2024
Sujets:	Mathematical Software Hardware Architecture Numerical Analysis
Accès en ligne:	Acceder al recurso
Tags:	Ajouter un tag Pas de tags, Soyez le premier à ajouter un tag!

Documents similaires

Accurate Models of NVIDIA Tensor Cores
par: Khattak, Faizan A., et autres
Publié: (2025)

Generalized Methodology for Determining Numerical Features of Hardware Floating-Point Matrix Multipliers: Part I
par: Khattak, Faizan A, et autres
Publié: (2025)

Mixed-precision finite element kernels and assembly: Rounding error analysis and hardware acceleration
par: Croci, M., et autres
Publié: (2024)

An Open-Source Framework for Efficient Numerically-Tailored Computations
par: Ledoux, Louis, et autres
Publié: (2024)

DGEMM without FP64 Arithmetic - Using FP64 Emulation and FP8 Tensor Cores with Ozaki Scheme
par: Mukunoki, Daichi
Publié: (2025)

A Hybrid Residue Floating Numerical Architecture for High Precision Arithmetic on FPGAs
par: Darvishi, Mostafa
Publié: (2025)

Inexactness and Correction of Floating-Point Reciprocal, Division and Square Root
par: Dutton, Lucas M., et autres
Publié: (2024)

SARIS: Accelerating Stencil Computations on Energy-Efficient RISC-V Compute Clusters with Indirect Stream Registers
par: Scheffler, Paul, et autres
Publié: (2024)

Hardware-Accelerated Algorithm for Complex Function Roots Density Graph Plotting
par: Tang, Ruibai, et autres
Publié: (2025)

Evaluation of POSIT Arithmetic with Accelerators
par: Nakasato, Naohito, et autres
Publié: (2024)

Analysis of Floating-Point Matrix Multiplication Computed via Integer Arithmetic
par: Abdelfattah, Ahmad, et autres
Publié: (2025)

HYLU: Hybrid Parallel Sparse LU Factorization
par: Chen, Xiaoming
Publié: (2025)

Design and accuracy trade-offs in Computational Statistics
par: Xu, Tiancheng, et autres
Publié: (2025)

Efficient FRW Transitions via Stochastic Finite Differences for Handling Non-Stratified Dielectrics
par: Huang, Jiechen, et autres
Publié: (2025)

ODE Test Problems: a MATLAB suite of initial value problems
par: Roberts, Steven, et autres
Publié: (2019)

Hawkeye: Reproducing GPU-Level Non-Determinism
par: Badash, Erez, et autres
Publié: (2026)

Accurate Block Quantization in LLMs with Outliers
par: Trukhanov, Nikita, et autres
Publié: (2024)

Bit-Accurate Modeling of GPU Matrix Multiply-Accumulate Units: Demystifying Numerical Discrepancy and Accuracy
par: Xie, Peichen, et autres
Publié: (2025)

Toward Capturing Genetic Epistasis From Multivariate Genome-Wide Association Studies Using Mixed-Precision Kernel Ridge Regression
par: Ltaief, Hatem, et autres
Publié: (2024)

Fast and energy-efficient derivatives risk analysis: Streaming option Greeks on Xilinx and Intel FPGAs
par: Klaisoongnoen, Mark, et autres
Publié: (2022)

AutoINV: Automated Invariant Generation Framework for Formal Verification on High-Level Synthesis Designs
par: Zhou, Xiaofeng, et autres
Publié: (2026)

Accuracy of Mathematical Functions in Julia
par: Mikaitis, Mantas, et autres
Publié: (2025)

A low-rank balanced truncation approach for large-scale RLCk model order reduction based on extended Krylov subspace and a frequency-aware convergence criterion
par: Giamouzis, Christos, et autres
Publié: (2024)

eXmY: A Data Type and Technique for Arbitrary Bit Precision Quantization
par: Agrawal, Aditya, et autres
Publié: (2024)

MORCIC: Model Order Reduction Techniques for Electromagnetic Models of Integrated Circuits
par: Garyfallou, Dimitrios, et autres
Publié: (2023)

MEIC: Re-thinking RTL Debug Automation using LLMs
par: Xu, Ke, et autres
Publié: (2024)

C2HLSC: Leveraging Large Language Models to Bridge the Software-to-Hardware Design Gap
par: Collini, Luca, et autres
Publié: (2024)

A Novel HDL Code Generator for Effectively Testing FPGA Logic Synthesis Compilers
par: Xu, Zhihao, et autres
Publié: (2024)

FLAG: Formal and LLM-assisted SVA Generation for Formal Specifications of On-Chip Communication Protocols
par: Shih, Yu-An, et autres
Publié: (2025)

ITHICA: Intra-Thread Instruction Checking Approach for Defect-Induced Silent Data Corruptions
par: Vavelidou, Ioanna, et autres
Publié: (2026)

Using LLMs to Facilitate Formal Verification of RTL
par: Orenes-Vera, Marcelo, et autres
Publié: (2023)

Offloading Data Center Tax
par: Revankar, Akshay, et autres
Publié: (2025)

EquivFusion: Unifying Hardware Equivalence Checking from Algorithms to Netlists via MLIR
par: Zhu, Jiaying, et autres
Publié: (2026)

UVMarvel: an Automated LLM-aided UVM Machine for Subsystem-level RTL Verification
par: Ye, Junhao, et autres
Publié: (2026)

Quantifying Uncertainty in FMEDA Safety Metrics: An Error Propagation Approach for Enhanced ASIC Verification
par: Armato, Antonino, et autres
Publié: (2026)

FormalRTL: Verified RTL Synthesis at Scale
par: Li, Kezhi, et autres
Publié: (2026)

A Vertically Integrated Framework for Templatized Chip Design
par: Kim, Jeongeun, et autres
Publié: (2025)

Structural Mutation Based Differential Testing for FPGA Logic Synthesis Compilers
par: Xu, Zhihao, et autres
Publié: (2025)

Scalable Software Testing in Fast Virtual Platforms: Leveraging SystemC, QEMU and Containerization
par: Jünger, Lukas, et autres
Publié: (2025)

LeGend: A Data-Driven Framework for Lemma Generation in Hardware Model Checking
par: Miao, Mingkai, et autres
Publié: (2026)