Imagen de Portada

A Novel Computing Paradigm for MobileNetV3 using Memristor

Fuente: arXiv

Guardado en:

Detalles Bibliográficos
Autores principales:	Li, Jiale, Liu, Zhihang, Ma, Sean Longyu, Sham, Chiu-Wing, Fu, Chong
Formato:	Preprint
Publicado:	2024
Materias:	Hardware Architecture
Acceso en línea:	Acceder al recurso
Etiquetas:	Agregar Etiqueta Sin Etiquetas, Sea el primero en etiquetar este registro!

Ejemplares similares

A RISC-V SOC for Terahertz IoT Devices: Implementation and design challenges
por: Zhong, Xinchao, et al.
Publicado: (2024)

CINM (Cinnamon): A Compilation Infrastructure for Heterogeneous Compute In-Memory and Compute Near-Memory Paradigms
por: Khan, Asif Ali, et al.
Publicado: (2022)

Algorithm-hardware co-design for Energy-Efficient A/D conversion in ReRAM-based accelerators
por: Zhang, Chenguang, et al.
Publicado: (2024)

A Time- and Energy-Efficient CNN with Dense Connections on Memristor-Based Chips
por: Zhou, Wenyong, et al.
Publicado: (2025)

Memristor Technologies for Dynamic Vision Sensors: A Critical Assessment and Research Roadmap
por: Sadoun, Mohamad Yazan, et al.
Publicado: (2026)

Lumina: Real-Time Mobile Neural Rendering by Exploiting Computational Redundancy
por: Feng, Yu, et al.
Publicado: (2025)

PICNIC: Silicon Photonic Interconnected Chiplets with Computational Network and In-memory Computing for LLM Inference Acceleration
por: Chong, Yue Jiet, et al.
Publicado: (2025)

Multi-Dimensional Vector ISA Extension for Mobile In-Cache Computing
por: Khadem, Alireza, et al.
Publicado: (2025)

Transimpedance Amplifier with Automatic Gain Control Based on Memristors for Optical Signal Acquisition
por: Hodisan, Sariel, et al.
Publicado: (2024)

UbiMoE: A Ubiquitous Mixture-of-Experts Vision Transformer Accelerator With Hybrid Computation Pattern on FPGA
por: Dong, Jiale, et al.
Publicado: (2025)

WebRISC-V: A 64-bit RISC-V Pipeline Simulator for Computer Architecture Classes
por: Giorgi, Roberto, et al.
Publicado: (2025)

A Paradigm for Generalized Multi-Level Priority Encoders
por: Phillips, Maxwell, et al.
Publicado: (2026)

Belenos: Bottleneck Evaluation to Link Biomechanics to Novel Computing Optimizations
por: Chitsaz, Hana, et al.
Publicado: (2025)

CoQMoE: Co-Designed Quantization and Computation Orchestration for Mixture-of-Experts Vision Transformer on FPGA
por: Dong, Jiale, et al.
Publicado: (2025)

A Reconfigurable Approximate Computing RISC-V Platform for Fault-Tolerant Applications
por: Delavari, Arvin, et al.
Publicado: (2024)

Efficient CMOS Invertible Logic Using Stochastic Computing
por: Smithson, Sean C., et al.
Publicado: (2026)

CIMPool: Scalable Neural Network Acceleration for Compute-In-Memory using Weight Pools
por: Li, Shurui, et al.
Publicado: (2025)

A "New Ara" for Vector Computing: An Open Source Highly Efficient RISC-V V 1.0 Vector Processor Design
por: Perotti, Matteo, et al.
Publicado: (2022)

Hemlet: A Heterogeneous Compute-in-Memory Chiplet Architecture for Vision Transformers with Group-Level Parallelism
por: Wang, Cong, et al.
Publicado: (2025)

A Reconfigurable Computing In-Memory Macro with Charge-sharing-based Weighted Accumulator
por: Yang, Junyi, et al.
Publicado: (2026)

Scalable and RISC-V Programmable Near-Memory Computing Architectures for Edge Nodes
por: Caon, Michele, et al.
Publicado: (2024)

DiffPlace: A Conditional Diffusion Framework for Simultaneous VLSI Placement Beyond Sequential Paradigms
por: Trung, Kien Le, et al.
Publicado: (2025)

Pedagogically Motivated and Composable Open-Source RISC-V Processors for Computer Science Education
por: McDougall, Ian, et al.
Publicado: (2025)

Advancing Cloud Computing Capabilities on gem5 by Implementing the RISC-V Hypervisor Extension
por: Fragkoulis, George-Marios, et al.
Publicado: (2024)

Spatz: Clustering Compact RISC-V-Based Vector Units to Maximize Computing Efficiency
por: Perotti, Matteo, et al.
Publicado: (2023)

In-Storage Domain-Specific Acceleration for Serverless Computing
por: Mahapatra, Rohan, et al.
Publicado: (2023)

In-Pipeline Integration of Digital In-Memory-Computing into RISC-V Vector Architecture to Accelerate Deep Learning
por: Spagnolo, Tommaso, et al.
Publicado: (2026)

SpikeStream: Accelerating Spiking Neural Network Inference on RISC-V Clusters with Sparse Computation Extensions
por: Manoni, Simone, et al.
Publicado: (2025)

A Novel FPGA-based CNN Hardware Accelerator: Optimization for Convolutional Layers using Karatsuba Ofman Multiplier
por: Sarkar, Amit
Publicado: (2024)

AraXL: A Physically Scalable, Ultra-Wide RISC-V Vector Processor Design for Fast and Efficient Computation on Long Vectors
por: Purayil, Navaneeth Kunhi, et al.
Publicado: (2025)

A System Architecture for Low Latency Multiprogramming Quantum Computing
por: Zhao, Yilun, et al.
Publicado: (2026)

Multilayer Dataflow: Orchestrate Butterfly Sparsity to Accelerate Attention Computation
por: Wu, Haibin, et al.
Publicado: (2024)

A 33.6-136.2 TOPS/W Nonlinear Analog Computing-In-Memory Macro for Multi-bit LSTM Accelerator in 65 nm CMOS
por: Yang, Junyi, et al.
Publicado: (2025)

Partially-Precise Computing Paradigm for Efficient Hardware Implementation of Application-Specific Embedded Systems
por: Faryabi, Mohsen, et al.
Publicado: (2024)

RHS-TRNG: A Resilient High-Speed True Random Number Generator Based on STT-MTJ Device
por: Fu, Siqing, et al.
Publicado: (2023)

Guidance and Control Neural Network Acceleration using Memristors
por: Rudge, Zacharia A., et al.
Publicado: (2025)

Energy-Oriented Computing Architecture Simulator for SNN Training
por: Ma, Yunhao, et al.
Publicado: (2025)

A Novel Extensible Simulation Framework for CXL-Enabled Systems
por: An, Yuda, et al.
Publicado: (2024)

CompAir: Synergizing Complementary PIMs and In-Transit NoC Computation for Efficient LLM Acceleration
por: Li, Hongyi, et al.
Publicado: (2025)

MIREDO: MIP-Driven Resource-Efficient Dataflow Optimization for Computing-in-Memory Accelerator
por: He, Xiaolin, et al.
Publicado: (2025)