Copertina

Error Checking for Sparse Systolic Tensor Arrays

Fuente: arXiv

Salvato in:

Dettagli Bibliografici
Autori principali:	Peltekis, Christodoulos, Filippas, Dionysios, Dimitrakopoulos, Giorgos
Natura:	Preprint
Pubblicazione:	2024
Soggetti:	Hardware Architecture
Accesso online:	Acceder al recurso
Tags:	Aggiungi Tag Nessun Tag, puoi essere il primo ad aggiungerne!!

Documenti analoghi

Periodic Online Testing for Sparse Systolic Tensor Arrays
di: Peltekis, Christodoulos, et al.
Pubblicazione: (2025)

Floating-Point Multiply-Add with Approximate Normalization for Low-Cost Matrix Engines
di: Alexandridis, Kosmas, et al.
Pubblicazione: (2024)

GCN-ABFT: Low-Cost Online Error Checking for Graph Convolutional Networks
di: Peltekis, Christodoulos, et al.
Pubblicazione: (2024)

Reusing Softmax Hardware Unit for GELU Computation in Transformers
di: Peltekis, Christodoulos, et al.
Pubblicazione: (2024)

Optimizing Structured-Sparse Matrix Multiplication in RISC-V Vector Processors
di: Titopoulos, Vasileios, et al.
Pubblicazione: (2025)

DeMM: A Decoupled Matrix Multiplication Engine Supporting Relaxed Structured Sparsity
di: Peltekis, Christodoulos, et al.
Pubblicazione: (2024)

Online Alignment and Addition in Multi-Term Floating-Point Adders
di: Alexandridis, Kosmas, et al.
Pubblicazione: (2024)

H-FA: A Hybrid Floating-Point and Logarithmic Approach to Hardware Accelerated FlashAttention
di: Alexandridis, Kosmas, et al.
Pubblicazione: (2025)

High-Performance Pipelined NTT Accelerators with Homogeneous Digit-Serial Modulo Arithmetic
di: Alexakis, George, et al.
Pubblicazione: (2025)

Systolic Sparse Tensor Slices: FPGA Building Blocks for Sparse and Dense AI Acceleration
di: Taka, Endri, et al.
Pubblicazione: (2025)

Systolic Array Acceleration of Diagonal-Optimized Sparse-Sparse Matrix Multiplication for Efficient Quantum Simulation
di: Su, Yuchao, et al.
Pubblicazione: (2025)

Efficient Implementation of RISC-V Vector Permutation Instructions
di: Titopoulos, Vasileios, et al.
Pubblicazione: (2025)

Custom Algorithm-based Fault Tolerance for Attention Layers in Transformers
di: Titopoulos, Vasileios, et al.
Pubblicazione: (2025)

Low-Cost FlashAttention with Fused Exponential and Multiplication Hardware Operators
di: Alexandridis, Kosmas, et al.
Pubblicazione: (2025)

Register Dispersion: Reducing the Footprint of the Vector Register File in Vector Engines of Low-Cost RISC-V CPUs
di: Titopoulos, Vasileios, et al.
Pubblicazione: (2025)

ADiP: Adaptive-Precision Systolic Array for Matrix Multiplication Acceleration
di: Abdelmaksoud, Ahmed J., et al.
Pubblicazione: (2025)

SystolicAttention: Fusing FlashAttention within a Single Systolic Array
di: Lin, Jiawei, et al.
Pubblicazione: (2025)

Systolic Array Data Flows for Efficient Matrix Multiplication in Deep Neural Networks
di: Raja, Tejas
Pubblicazione: (2024)

A Tensor-Train Decomposition based Compression of LLMs on Group Vector Systolic Accelerator
di: Huang, Sixiao, et al.
Pubblicazione: (2025)

FLASH-D: FlashAttention with Hidden Softmax Division
di: Alexandridis, Kosmas, et al.
Pubblicazione: (2025)

ReDas: A Lightweight Architecture for Supporting Fine-Grained Reshaping and Multiple Dataflows on Systolic Array
di: Han, Meng, et al.
Pubblicazione: (2023)

FORTALESA: Fault-Tolerant Reconfigurable Systolic Array for DNN Inference
di: Cherezova, Natalia, et al.
Pubblicazione: (2025)

KAN-SAs: Efficient Acceleration of Kolmogorov-Arnold Networks on Systolic Arrays
di: Errabii, Sohaib, et al.
Pubblicazione: (2025)

ENFOR-SA: End-to-end Cross-layer Transient Fault Injector for Efficient and Accurate DNN Reliability Assessment on Systolic Arrays
di: Tonetto, Rafael Billig, et al.
Pubblicazione: (2026)

Exploration of Activation Fault Reliability in Quantized Systolic Array-Based DNN Accelerators
di: Taheri, Mahdi, et al.
Pubblicazione: (2024)

FlexiSAGA: A Flexible Systolic Array GEMM Accelerator for Sparse and Dense Processing
di: Müller, Mika Markus, et al.
Pubblicazione: (2025)

Hybrid Systolic Array Accelerator with Optimized Dataflow for Edge Large Language Model Inference
di: Chen, Chun-Ting, et al.
Pubblicazione: (2025)

ONE-SA: Enabling Nonlinear Operations in Systolic Arrays for Efficient and Flexible Neural Network Inference
di: Sun, Ruiqi, et al.
Pubblicazione: (2024)

Single-Event Upset Analysis of a Systolic Array based Deep Neural Network Accelerator
di: Jonckers, Naïn, et al.
Pubblicazione: (2024)

Bitwise Systolic Array Architecture for Runtime-Reconfigurable Multi-precision Quantized Multiplication on Hardware Accelerators
di: Liu, Yuhao, et al.
Pubblicazione: (2026)

Tailors: Accelerating Sparse Tensor Algebra by Overbooking Buffer Capacity
di: Xue, Zi Yu, et al.
Pubblicazione: (2023)

TrIM, Triangular Input Movement Systolic Array for Convolutional Neural Networks: Dataflow and Analytical Modelling
di: Sestito, Cristian, et al.
Pubblicazione: (2024)

SA-Kura: An Energy-Efficient Systolic Array Accelerator for Locally-Coupled Kuramoto Drift in Diffusion Sampling
di: Jin, Jeongmin, et al.
Pubblicazione: (2026)

TeAAL: A Declarative Framework for Modeling Sparse Tensor Accelerators
di: Nayak, Nandeeka, et al.
Pubblicazione: (2023)

Revealing Untapped DSP Optimization Potentials for FPGA-Based Systolic Matrix Engines
di: Li, Jindong, et al.
Pubblicazione: (2024)

Enabling Efficient Hybrid Systolic Computation in Shared L1-Memory Manycore Clusters
di: Mazzola, Sergio, et al.
Pubblicazione: (2024)

SAFFIRA: a Framework for Assessing the Reliability of Systolic-Array-Based DNN Accelerators
di: Taheri, Mahdi, et al.
Pubblicazione: (2024)

DiP: A Scalable, Energy-Efficient Systolic Array for Matrix Multiplication Acceleration
di: Abdelmaksoud, Ahmed J., et al.
Pubblicazione: (2024)

VUSA: Virtually Upscaled Systolic Array Architecture to Exploit Unstructured Sparsity in AI Acceleration
di: Helal, Shereef, et al.
Pubblicazione: (2025)

Explainable AI-Guided Efficient Approximate DNN Generation for Multi-Pod Systolic Arrays
di: Siddique, Ayesha, et al.
Pubblicazione: (2025)