Copertina

SRAM Alpha-SER Estimation From Word-Line Voltage Margin Measurements: Design Architecture and Experimental Results

Fuente: arXiv

Salvato in:

Dettagli Bibliografici
Autori principali:	Torrens, Gabriel, de Paul, Ivan, Alorda, Bartomeu, Bota, Sebastia, Segura, Jaume
Natura:	Preprint
Pubblicazione:	2024
Soggetti:	Hardware Architecture
Accesso online:	Acceder al recurso
Tags:	Aggiungi Tag Nessun Tag, puoi essere il primo ad aggiungerne!!

Documenti analoghi

An Affordable Experimental Technique for SRAM Write Margin Characterization for Nanometer CMOS Technologies
di: Alorda, Bartomeu, et al.
Pubblicazione: (2024)

A 65-nm Reliable 6T CMOS SRAM Cell with Minimum Size Transistors
di: Torrens, Gabriel, et al.
Pubblicazione: (2024)

Single Event Upsets characterization of 65 nm CMOS 6T and 8T SRAM cells for ground level environment
di: Malagon, Daniel, et al.
Pubblicazione: (2024)

Estimation during Design Phases of Suitable SRAM Cells for PUF Applications Using Separatrix and Mismatch Metrics
di: Alheyasat, Abdel, et al.
Pubblicazione: (2024)

SRAM-Based PUF Reliability Prediction Using Cell-Imbalance Characterization in the State Space Diagram
di: Torrens, Gabriel, et al.
Pubblicazione: (2024)

Towards Efficient SRAM-PIM Architecture Design by Exploiting Unstructured Bit-Level Sparsity
di: Duan, Cenlin, et al.
Pubblicazione: (2024)

Variability-Aware Noise-Induced Dynamic Instability of Ultra-Low-Voltage SRAM Bitcells
di: Van Brandt, Léopold, et al.
Pubblicazione: (2024)

SRAM-PG: Power Delivery Network Benchmarks from SRAM Circuits
di: Shen, Shan, et al.
Pubblicazione: (2024)

CIMinus: Empowering Sparse DNN Workloads Modeling and Exploration on SRAM-based CIM Architectures
di: Qi, Yingjie, et al.
Pubblicazione: (2025)

ModSRAM: Algorithm-Hardware Co-Design for Large Number Modular Multiplication in SRAM
di: Ku, Jonathan, et al.
Pubblicazione: (2024)

A Review of SRAM-based Compute-in-Memory Circuits
di: Yoshioka, Kentaro, et al.
Pubblicazione: (2024)

Accelerating Seed Location Filtering in DNA Read Mapping Using a Commercial Compute-in-SRAM Architecture
di: Golden, Courtney, et al.
Pubblicazione: (2024)

CryptoSRAM: Enabling High-Throughput Cryptography on MCUs via In-SRAM Computing
di: Zhang, Jingyao, et al.
Pubblicazione: (2025)

AccelCIM: Systematic Dataflow Exploration for SRAM Compute-in-Memory Accelerator
di: Xue, Chenhao, et al.
Pubblicazione: (2026)

Ultra8T: A Sub-Threshold 8T SRAM with Leakage Detection
di: Shen, Shan, et al.
Pubblicazione: (2023)

A Novel Low-Power Cache Architecture Based on 6-Transistor SRAM Cells
di: Dizabadi, Naser Khatti, et al.
Pubblicazione: (2026)

OpenACM: An Open-Source SRAM-Based Approximate CiM Compiler
di: Zhou, Yiqi, et al.
Pubblicazione: (2026)

SAIL: SRAM-Accelerated LLM Inference System with Lookup-Table-based GEMV
di: Zhang, Jingyao, et al.
Pubblicazione: (2025)

OpenYield: An Open-Source SRAM Yield Analysis and Optimization Benchmark Suite
di: Shen, Shan, et al.
Pubblicazione: (2025)

Analyzing the Single Event Upset Vulnerability of Binarized Neural Networks on SRAM FPGAs
di: Souvatzoglou, Ioanna, et al.
Pubblicazione: (2024)

GEM3D CIM General Purpose Matrix Computation Using 3D Integrated SRAM eDRAM Hybrid Compute In Memory on Memory Architecture
di: Chakraborty, Subhradip, et al.
Pubblicazione: (2026)

OPTIMA: Design-Space Exploration of Discharge-Based In-SRAM Computing: Quantifying Energy-Accuracy Trade-Offs
di: Seyedfaraji, Saeed, et al.
Pubblicazione: (2024)

A Novel 8T SRAM-Based In-Memory Computing Architecture for MAC-Derived Logical Functions
di: M, Amogh K, et al.
Pubblicazione: (2025)

SRAM Based Digital Custom Compute Engine for Improved Area Efficiency of AI Hardware
di: Dhakad, Narendra Singh, et al.
Pubblicazione: (2026)

Efficient SRAM-PIM Co-design by Joint Exploration of Value-Level and Bit-Level Sparsity
di: Duan, Cenlin, et al.
Pubblicazione: (2025)

CIMple: Standard-cell SRAM-based CIM with LUT-based split softmax for attention acceleration
di: Ahn, Bas, et al.
Pubblicazione: (2026)

TRAPTI: Time-Resolved Analysis for SRAM Banking and Power Gating Optimization in Embedded Transformer Inference
di: Klhufek, Jan, et al.
Pubblicazione: (2026)

ASiM: Modeling and Analyzing Inference Accuracy of SRAM-Based Analog CiM Circuits
di: Zhang, Wenlun, et al.
Pubblicazione: (2024)

Ouroboros: Wafer-Scale SRAM CIM with Token-Grained Pipelining for Large Language Model Inference
di: Liu, Yiqi, et al.
Pubblicazione: (2026)

Latch Based Design for Fast Voltage Droop Response
di: Srinivas, Shreyas, et al.
Pubblicazione: (2025)

CIMR-V: An End-to-End SRAM-based CIM Accelerator with RISC-V for AI Edge Device
di: and, Yan-Cheng Guo, et al.
Pubblicazione: (2025)

VolTune: A Fine-Grained Runtime Voltage Control Architecture for FPGA Systems
di: Ahmed, Akram Ben, et al.
Pubblicazione: (2026)

Characterizing and Optimizing Realistic Workloads on a Commercial Compute-in-SRAM Device
di: Zhang, Niansong, et al.
Pubblicazione: (2025)

CIM-Tuner: Balancing the Compute and Storage Capacity of SRAM-CIM Accelerator via Hardware-mapping Co-exploration
di: Chen, Jinwu, et al.
Pubblicazione: (2026)

A PVT-Resilient Subthreshold SRAM-Based In-Memory Computing Accelerator with In-Situ Regulation for Energy-Efficient Spiking Neural Networks
di: Kao, Shih-Hang, et al.
Pubblicazione: (2026)

A 55-nm SRAM Chip Scanning Errors Every 125 ns for Event-Wise Soft Error Measurement
di: Gomi, Yuibi, et al.
Pubblicazione: (2025)

TL-nvSRAM-CIM: Ultra-High-Density Three-Level ReRAM-Assisted Computing-in-nvSRAM with DC-Power Free Restore and Ternary MAC Operations
di: Wang, Dengfeng, et al.
Pubblicazione: (2023)

DAISM: Digital Approximate In-SRAM Multiplier-based Accelerator for DNN Training and Inference
di: Sonnino, Lorenzo, et al.
Pubblicazione: (2023)

Deep-Learning-Based Pre-Layout Parasitic Capacitance Prediction on SRAM Designs
di: Shen, Shan, et al.
Pubblicazione: (2025)

ShortCircuit: AlphaZero-Driven Circuit Design
di: Tsaras, Dimitrios, et al.
Pubblicazione: (2024)