Copertina

A Low-Dissipation and Scalable GEMM Accelerator with Silicon Nitride Photonics

Fuente: arXiv

Salvato in:

Dettagli Bibliografici
Autori principali:	Karempudi, Venkata Sai Praneeth, Vatsavai, Sairam Sri, Thakkar, Ishan, Alo, Oluwaseun Adewunmi, Hastings, Jeffrey Todd, Woods, Justin Scott
Natura:	Preprint
Pubblicazione:	2024
Soggetti:	Hardware Architecture Emerging Technologies Performance Optics
Accesso online:	Acceder al recurso
Tags:	Aggiungi Tag Nessun Tag, puoi essere il primo ad aggiungerne!!

Documenti analoghi

A Comparative Analysis of Microrings Based Incoherent Photonic GEMM Accelerators
di: Vatsavai, Sairam Sri, et al.
Pubblicazione: (2024)

Scaling Analog Photonic Accelerators for Byte-Size, Integer General Matrix Multiply (GEMM) Kernels
di: Alo, Oluwaseun Adewunmi, et al.
Pubblicazione: (2024)

HEANA: A Hybrid Time-Amplitude Analog Optical Accelerator with Flexible Dataflows for Energy-Efficient CNN Inference
di: Vatsavai, Sairam Sri, et al.
Pubblicazione: (2024)

Scaling Photonic Tensor Cores with Unary and Homodyne Designs
di: Alo, Oluwaseun, et al.
Pubblicazione: (2026)

SKYLIGHT: A Scalable Hundred-Channel 3D Photonic In-Memory Tensor Core Architecture for Real-time AI Inference
di: Zhang, Meng, et al.
Pubblicazione: (2026)

Sequencing on Silicon: AI SoC Design for Mobile Genomics at the Edge
di: Magierowski, Sebastian, et al.
Pubblicazione: (2025)

Scalable Connectivity for Ising Machines: Dense to Sparse
di: Sajeeb, M Mahmudul Hasan, et al.
Pubblicazione: (2025)

Architecture-Level Modeling of Photonic Deep Neural Network Accelerators
di: Andrulis, Tanner, et al.
Pubblicazione: (2024)

Through Silicon Via Aware Design Planning for Thermally Efficient 3-D Integrated Circuits
di: Chen, Yibo, et al.
Pubblicazione: (2025)

CXL-DMSim: A Full-System CXL Disaggregated Memory Simulator With Comprehensive Silicon Validation
di: Wang, Yanjing, et al.
Pubblicazione: (2024)

High-Performance Data Mapping for BNNs on PCM-based Integrated Photonics
di: Shahroodi, Taha, et al.
Pubblicazione: (2024)

Length-Matching Routing for Programmable Photonic Circuits Using Best-First Strategy
di: Wang, Xiaoke, et al.
Pubblicazione: (2025)

Sustainable Transformer Neural Network Acceleration with Stochastic Photonic Computing
di: Afifi, S., et al.
Pubblicazione: (2026)

Novel Efficient Scalable QCA XOR and Full Adder Designs
di: Safaiezadeh, Behrouz, et al.
Pubblicazione: (2023)

Mixed Delay/Nondelay Embeddings Based Neuromorphic Computing with Patterned Nanomagnet Arrays
di: Ti, Changpeng, et al.
Pubblicazione: (2024)

SAIM: Scalable Analog Ising Machine for Solving Quadratic Binary Optimization Problems
di: Razmkhah, Sasan, et al.
Pubblicazione: (2024)

Scalable Digital Compute-in-Memory Ising Machines for Robustness Verification of Binary Neural Networks
di: Vadlamani, Madhav, et al.
Pubblicazione: (2026)

HiSEP-Q: A Highly Scalable and Efficient Quantum Control Processor for Superconducting Qubits
di: Guo, Xiaorang, et al.
Pubblicazione: (2023)

Scalable 28nm IC implementation of coupled oscillator network featuring tunable topology and complexity
di: Neyaz, S. Y., et al.
Pubblicazione: (2025)

H3PIMAP: A Heterogeneity-Aware Multi-Objective DNN Mapping Framework on Electronic-Photonic Processing-in-Memory Architectures
di: Yin, Ziang, et al.
Pubblicazione: (2025)

Lightening-Transformer: A Dynamically-operated Optically-interconnected Photonic Transformer Accelerator
di: Zhu, Hanqing, et al.
Pubblicazione: (2023)

Towards Efficient Hyperdimensional Computing Using Photonics
di: Fayza, Farbin, et al.
Pubblicazione: (2023)

Designing Silicon Brains using LLM: Leveraging ChatGPT for Automated Description of a Spiking Neuron Array
di: Tomlinson, Michael, et al.
Pubblicazione: (2024)

Hardware-Efficient Photonic Tensor Core: Accelerating Deep Neural Networks with Structured Compression
di: Ning, Shupeng, et al.
Pubblicazione: (2025)

SCATTER: Algorithm-Circuit Co-Sparse Photonic Accelerator with Thermal-Tolerant, Power-Efficient In-situ Light Redistribution
di: Yin, Ziang, et al.
Pubblicazione: (2024)

A Novel Thermal Network Model and Electro-Thermal Coupling Study for NSFETs and CFETs Considering Thermal Crosstalk
di: Miao, Tianci, et al.
Pubblicazione: (2025)

Frequency as Aperture: Enabling Embeddable Near-Field Sensing for 6G Wireless Radios
di: Ho, Pin-Han, et al.
Pubblicazione: (2026)

STAMP-2.5D: Structural and Thermal Aware Methodology for Placement in 2.5D Integration
di: Parekh, Varun Darshana, et al.
Pubblicazione: (2025)

PICO-RAM: A PVT-Insensitive Analog Compute-In-Memory SRAM Macro with In-Situ Multi-Bit Charge Computing and 6T Thin-Cell-Compatible Layout
di: Chen, Zhiyu, et al.
Pubblicazione: (2024)

SuperFlow: A Fully-Customized RTL-to-GDS Design Automation Flow for Adiabatic Quantum-Flux-Parametron Superconducting Circuits
di: Xie, Yanyue, et al.
Pubblicazione: (2024)

Hybrid Temporal Computing for Lower Power Hardware Accelerators
di: Tasnim, Maliha, et al.
Pubblicazione: (2024)

Everything You Wanted to Know About Consumer Light Management in Smart Energy
di: Mohanty, Prajnyajit, et al.
Pubblicazione: (2024)

Opportunities and Challenges for 3D Systems and Their Design
di: Emma, Philip, et al.
Pubblicazione: (2025)

Sensitivity-Aware Mixed-Precision Quantization for ReRAM-based Computing-in-Memory
di: Chen, Guan-Cheng, et al.
Pubblicazione: (2025)

SMART-WRITE: Adaptive Learning-based Write Energy Optimization for Phase Change Memory
di: Desai, Mahek, et al.
Pubblicazione: (2025)

A wave-geometric duality for hyperdimensional computing
di: Poore, Tyler L.
Pubblicazione: (2026)

TetrisG-SDK: Efficient Convolutional Layer Mapping with Adaptive Windows and Grouped Convolutions for Fast In-Memory Computing
di: Dong, Ke, et al.
Pubblicazione: (2026)

Scattering-Matrix-Based Parametric Characterization of a Two-Port Bridged-T Network for Microstrip Filter Applications
di: Dizabadi, Naser Khatti, et al.
Pubblicazione: (2026)

Evaluating Computing Platforms for Sustainability: A Comparative Analysis of FPGAs against ASICs, GPUs, and CPUs
di: Sudarshan, Chetan Choppali, et al.
Pubblicazione: (2026)

AnalogToBi: Device-Level Analog Circuit Topology Generation via Bipartite Graph and Grammar Guided Decoding
di: Kim, Seungmin, et al.
Pubblicazione: (2026)