Stochastic Nonlinear Dynamical Modelling of SRAM Bitcells in Retention Mode
Fuente:
arXiv
Saved in:
| Main Authors: | , , |
|---|---|
| Format: | Preprint |
| Published: |
2024
|
| Subjects: | |
| Online Access: | |
| Tags: |
Add Tag
No Tags, Be the first to tag this record!
|
| _version_ | 1866911779363225600 |
|---|---|
| author | Van Brandt, Léopold Flandre, Denis Delvenne, Jean-Charles |
| author_facet | Van Brandt, Léopold Flandre, Denis Delvenne, Jean-Charles |
| contents | SRAM bitcells in retention mode behave as autonomous stochastic nonlinear dynamical systems. From observation of variability-aware transient noise simulations, we provide an unidimensional model, fully characterizable by conventional deterministic SPICE simulations, insightfully explaining the mechanism of intrinsic noise-induced bit flips. The proposed model is exploited to, first, explain the reported inaccuracy of existing closed-form near-equilibrium formulas aimed at predicting the mean time to failure and, secondly, to propose a closer estimate attractive in terms of CPU time. |
| format | Preprint |
| id |
arxiv_https___arxiv_org_abs_2402_11691 |
| institution | arXiv |
| publishDate | 2024 |
| record_format | arxiv |
| spellingShingle | Stochastic Nonlinear Dynamical Modelling of SRAM Bitcells in Retention Mode Van Brandt, Léopold Flandre, Denis Delvenne, Jean-Charles Hardware Architecture Computational Engineering, Finance, and Science SRAM bitcells in retention mode behave as autonomous stochastic nonlinear dynamical systems. From observation of variability-aware transient noise simulations, we provide an unidimensional model, fully characterizable by conventional deterministic SPICE simulations, insightfully explaining the mechanism of intrinsic noise-induced bit flips. The proposed model is exploited to, first, explain the reported inaccuracy of existing closed-form near-equilibrium formulas aimed at predicting the mean time to failure and, secondly, to propose a closer estimate attractive in terms of CPU time. |
| title | Stochastic Nonlinear Dynamical Modelling of SRAM Bitcells in Retention Mode |
| topic | Hardware Architecture Computational Engineering, Finance, and Science |
| url | https://arxiv.org/abs/2402.11691 |