Image de couverture de livre

ModSRAM: Algorithm-Hardware Co-Design for Large Number Modular Multiplication in SRAM

Fuente: arXiv

Enregistré dans:

Détails bibliographiques
Auteurs principaux:	Ku, Jonathan, Zhang, Junyao, Shan, Haoxuan, Samudrala, Saichand, Wu, Jiawen, Zheng, Qilin, Li, Ziru, Rajendran, JV, Chen, Yiran
Format:	Preprint
Publié:	2024
Sujets:	Hardware Architecture Cryptography and Security
Accès en ligne:	Acceder al recurso
Tags:	Ajouter un tag Pas de tags, Soyez le premier à ajouter un tag!

Documents similaires

SRAM-PG: Power Delivery Network Benchmarks from SRAM Circuits
par: Shen, Shan, et autres
Publié: (2024)

LaMoS: Enabling Efficient Large Number Modular Multiplication through SRAM-based CiM Acceleration
par: Li, Haomin, et autres
Publié: (2025)

CIM-Tuner: Balancing the Compute and Storage Capacity of SRAM-CIM Accelerator via Hardware-mapping Co-exploration
par: Chen, Jinwu, et autres
Publié: (2026)

SRAM Based Digital Custom Compute Engine for Improved Area Efficiency of AI Hardware
par: Dhakad, Narendra Singh, et autres
Publié: (2026)

CryptoSRAM: Enabling High-Throughput Cryptography on MCUs via In-SRAM Computing
par: Zhang, Jingyao, et autres
Publié: (2025)

Ultra8T: A Sub-Threshold 8T SRAM with Leakage Detection
par: Shen, Shan, et autres
Publié: (2023)

A Review of SRAM-based Compute-in-Memory Circuits
par: Yoshioka, Kentaro, et autres
Publié: (2024)

OpenYield: An Open-Source SRAM Yield Analysis and Optimization Benchmark Suite
par: Shen, Shan, et autres
Publié: (2025)

Towards Efficient SRAM-PIM Architecture Design by Exploiting Unstructured Bit-Level Sparsity
par: Duan, Cenlin, et autres
Publié: (2024)

OpenACM: An Open-Source SRAM-Based Approximate CiM Compiler
par: Zhou, Yiqi, et autres
Publié: (2026)

Efficient SRAM-PIM Co-design by Joint Exploration of Value-Level and Bit-Level Sparsity
par: Duan, Cenlin, et autres
Publié: (2025)

AccelCIM: Systematic Dataflow Exploration for SRAM Compute-in-Memory Accelerator
par: Xue, Chenhao, et autres
Publié: (2026)

Platinum: Path-Adaptable LUT-Based Accelerator Tailored for Low-Bit Weight Matrix Multiplication
par: Shan, Haoxuan, et autres
Publié: (2025)

SAIL: SRAM-Accelerated LLM Inference System with Lookup-Table-based GEMV
par: Zhang, Jingyao, et autres
Publié: (2025)

An Affordable Experimental Technique for SRAM Write Margin Characterization for Nanometer CMOS Technologies
par: Alorda, Bartomeu, et autres
Publié: (2024)

Analyzing the Single Event Upset Vulnerability of Binarized Neural Networks on SRAM FPGAs
par: Souvatzoglou, Ioanna, et autres
Publié: (2024)

Deep-Learning-Based Pre-Layout Parasitic Capacitance Prediction on SRAM Designs
par: Shen, Shan, et autres
Publié: (2025)

SRAM Alpha-SER Estimation From Word-Line Voltage Margin Measurements: Design Architecture and Experimental Results
par: Torrens, Gabriel, et autres
Publié: (2024)

A 65-nm Reliable 6T CMOS SRAM Cell with Minimum Size Transistors
par: Torrens, Gabriel, et autres
Publié: (2024)

Variability-Aware Noise-Induced Dynamic Instability of Ultra-Low-Voltage SRAM Bitcells
par: Van Brandt, Léopold, et autres
Publié: (2024)

CIMinus: Empowering Sparse DNN Workloads Modeling and Exploration on SRAM-based CIM Architectures
par: Qi, Yingjie, et autres
Publié: (2025)

Characterizing and Optimizing Realistic Workloads on a Commercial Compute-in-SRAM Device
par: Zhang, Niansong, et autres
Publié: (2025)

OPTIMA: Design-Space Exploration of Discharge-Based In-SRAM Computing: Quantifying Energy-Accuracy Trade-Offs
par: Seyedfaraji, Saeed, et autres
Publié: (2024)

CIMple: Standard-cell SRAM-based CIM with LUT-based split softmax for attention acceleration
par: Ahn, Bas, et autres
Publié: (2026)

TRAPTI: Time-Resolved Analysis for SRAM Banking and Power Gating Optimization in Embedded Transformer Inference
par: Klhufek, Jan, et autres
Publié: (2026)

ASiM: Modeling and Analyzing Inference Accuracy of SRAM-Based Analog CiM Circuits
par: Zhang, Wenlun, et autres
Publié: (2024)

Ouroboros: Wafer-Scale SRAM CIM with Token-Grained Pipelining for Large Language Model Inference
par: Liu, Yiqi, et autres
Publié: (2026)

CIMR-V: An End-to-End SRAM-based CIM Accelerator with RISC-V for AI Edge Device
par: and, Yan-Cheng Guo, et autres
Publié: (2025)

TL-nvSRAM-CIM: Ultra-High-Density Three-Level ReRAM-Assisted Computing-in-nvSRAM with DC-Power Free Restore and Ternary MAC Operations
par: Wang, Dengfeng, et autres
Publié: (2023)

AutoRAC: Automated Processing-in-Memory Accelerator Design for Recommender Systems
par: Cheng, Feng, et autres
Publié: (2025)

DAISM: Digital Approximate In-SRAM Multiplier-based Accelerator for DNN Training and Inference
par: Sonnino, Lorenzo, et autres
Publié: (2023)

Accelerating Seed Location Filtering in DNA Read Mapping Using a Commercial Compute-in-SRAM Architecture
par: Golden, Courtney, et autres
Publié: (2024)

A PVT-Resilient Subthreshold SRAM-Based In-Memory Computing Accelerator with In-Situ Regulation for Energy-Efficient Spiking Neural Networks
par: Kao, Shih-Hang, et autres
Publié: (2026)

Secure Authentication in Wireless IoT: Hamming Code Assisted SRAM PUF as Device Fingerprint
par: Lehn, Florian, et autres
Publié: (2026)

A Novel Low-Power Cache Architecture Based on 6-Transistor SRAM Cells
par: Dizabadi, Naser Khatti, et autres
Publié: (2026)

A Digital SRAM-Based Compute-In-Memory Macro for Weight-Stationary Dynamic Matrix Multiplication in Transformer Attention Score Computation
par: Yu, Jianyi, et autres
Publié: (2025)

A 28nm 1.80Mb/mm2 Digital/Analog Hybrid SRAM-CIM Macro Using 2D-Weighted Capacitor Array for Complex Number Mac Operations
par: Konno, Shota, et autres
Publié: (2025)

Stochastic Nonlinear Dynamical Modelling of SRAM Bitcells in Retention Mode
par: Van Brandt, Léopold, et autres
Publié: (2024)

Prefill vs. Decode Bottlenecks: SRAM-Frequency Tradeoffs and the Memory-Bandwidth Ceiling
par: Atmer, Hannah, et autres
Publié: (2025)

A Survey: Collaborative Hardware and Software Design in the Era of Large Language Models
par: Guo, Cong, et autres
Publié: (2024)