Cover Image

Toward High Performance, Programmable Extreme-Edge Intelligence for Neuromorphic Vision Sensors utilizing Magnetic Domain Wall Motion-based MTJ

Fuente: arXiv

Saved in:

Bibliographic Details
Main Authors:	Kaiser, Md Abdullah-Al, Datta, Gourav, Beerel, Peter A., Jaiswal, Akhilesh R.
Format:	Preprint
Published:	2024
Subjects:	Hardware Architecture Emerging Technologies Image and Video Processing
Online Access:	Acceder al recurso
Tags:	Add Tag No Tags, Be the first to tag this record!

Similar Items

Voltage-Controlled Magnetic Tunnel Junction based ADC-less Global Shutter Processing-in-Pixel for Extreme-Edge Intelligence
by: Kaiser, Md Abdullah-Al, et al.
Published: (2024)

FPCA: Field-Programmable Pixel Convolutional Array for Extreme-Edge Intelligence
by: Yin, Zihan, et al.
Published: (2024)

A 5T-2MTJ STT-assisted Spin Orbit Torque based Ternary Content Addressable Memory for Hardware Accelerators
by: Narla, Siri, et al.
Published: (2024)

Flexing RISC-V Instruction Subset Processors to Extreme Edge
by: Raisiardali, Alireza, et al.
Published: (2025)

Lifetime-Aware Design for Item-Level Intelligence at the Extreme Edge
by: Prakash, Shvetank, et al.
Published: (2025)

Hardware Accelerators for Artificial Intelligence
by: Ahsan, S M Mojahidul, et al.
Published: (2024)

Governance at the Edge of Architecture: Regulating NeuroAI and Neuromorphic Systems
by: Kashif, Afifah, et al.
Published: (2026)

Technology-Circuit-Algorithm Tri-Design for Processing-in-Pixel-in-Memory (P2M)
by: Kaiser, Md Abdullah-Al, et al.
Published: (2023)

Characterization of Off-wafer Pulse Communication in BrainScaleS Neuromorphic System
by: Vogginger, Bernhard, et al.
Published: (2026)

Analog-to-Stochastic Converter Using Magnetic Tunnel Junction Devices for Vision Chips
by: Onizawa, Naoya, et al.
Published: (2026)

NeRTCAM: CAM-Based CMOS Implementation of Reference Frames for Neuromorphic Processors
by: Nair, Harideep, et al.
Published: (2024)

FPIA: Field-Programmable Ising Arrays with In-Memory Computing
by: Hutchinson, George Higgins, et al.
Published: (2024)

ANCoEF: Asynchronous Neuromorphic Algorithm/Hardware Co-Exploration Framework with a Fully Asynchronous Simulator
by: Zhang, Jian, et al.
Published: (2024)

Toward Digital Twins in 3D IC Packaging: A Critical Review of Physics, Data, and Hybrid Architectures
by: Datta, Gourab, et al.
Published: (2026)

Length-Matching Routing for Programmable Photonic Circuits Using Best-First Strategy
by: Wang, Xiaoke, et al.
Published: (2025)

Sequencing on Silicon: AI SoC Design for Mobile Genomics at the Edge
by: Magierowski, Sebastian, et al.
Published: (2025)

DarwinWafer: A Wafer-Scale Neuromorphic Chip
by: Zhu, Xiaolei, et al.
Published: (2025)

MPAI: A Co-Processing Architecture with MPSoC & AI Accelerators for Vision Applications in Space
by: Leon, Vasileios, et al.
Published: (2024)

Enhancing Test Efficiency through Automated ATPG-Aware Lightweight Scan Instrumentation
by: Paria, Sudipta, et al.
Published: (2025)

A Reconfigurable Time-Domain In-Memory Computing Macro using FeFET-Based CAM with Multilevel Delay Calibration in 28 nm CMOS
by: Mattar, Jeries, et al.
Published: (2025)

Bayes2IMC: In-Memory Computing for Bayesian Binary Neural Networks
by: Katti, Prabodh, et al.
Published: (2024)

Opto-ViT: Architecting a Near-Sensor Region of Interest-Aware Vision Transformer Accelerator with Silicon Photonics
by: Morsali, Mehrdad, et al.
Published: (2025)

Probabilistic approximate optimization using single-photon avalanche diode arrays
by: Alswaidan, Ziyad, et al.
Published: (2026)

Spin-NeuroMem: A Low-Power Neuromorphic Associative Memory Design Based on Spintronic Devices
by: Fu, Siqing, et al.
Published: (2024)

TLGLock: A New Approach in Logic Locking Using Key-Driven Charge Recycling in Threshold Logic Gates
by: Sahruri, Abdullah, et al.
Published: (2025)

Q-Pilot: Field Programmable Qubit Array Compilation with Flying Ancillas
by: Wang, Hanrui, et al.
Published: (2023)

Towards Long Range Detection of Elephants Using Seismic Signals; A Geophone-Sensor Interface for Embedded Systems
by: Wijayaraja, Jaliya L., et al.
Published: (2024)

2T1R Regulated Memristor Conductance Control Array Architecture for Neuromorphic Computing using 28nm CMOS Technology
by: Kuriakose, Neethu, et al.
Published: (2025)

Temperature-Resilient Analog Neuromorphic Chip in Single-Polysilicon CMOS Technology
by: Rizzo, Tommaso, et al.
Published: (2024)

Enhancing Reliability of Neural Networks at the Edge: Inverted Normalization with Stochastic Affine Transformations
by: Ahmed, Soyed Tuhin, et al.
Published: (2024)

A Novel Thermal Network Model and Electro-Thermal Coupling Study for NSFETs and CFETs Considering Thermal Crosstalk
by: Miao, Tianci, et al.
Published: (2025)

Frequency as Aperture: Enabling Embeddable Near-Field Sensing for 6G Wireless Radios
by: Ho, Pin-Han, et al.
Published: (2026)

STAMP-2.5D: Structural and Thermal Aware Methodology for Placement in 2.5D Integration
by: Parekh, Varun Darshana, et al.
Published: (2025)

PICO-RAM: A PVT-Insensitive Analog Compute-In-Memory SRAM Macro with In-Situ Multi-Bit Charge Computing and 6T Thin-Cell-Compatible Layout
by: Chen, Zhiyu, et al.
Published: (2024)

SuperFlow: A Fully-Customized RTL-to-GDS Design Automation Flow for Adiabatic Quantum-Flux-Parametron Superconducting Circuits
by: Xie, Yanyue, et al.
Published: (2024)

Hybrid Temporal Computing for Lower Power Hardware Accelerators
by: Tasnim, Maliha, et al.
Published: (2024)

Everything You Wanted to Know About Consumer Light Management in Smart Energy
by: Mohanty, Prajnyajit, et al.
Published: (2024)

Opportunities and Challenges for 3D Systems and Their Design
by: Emma, Philip, et al.
Published: (2025)

Sensitivity-Aware Mixed-Precision Quantization for ReRAM-based Computing-in-Memory
by: Chen, Guan-Cheng, et al.
Published: (2025)

SMART-WRITE: Adaptive Learning-based Write Energy Optimization for Phase Change Memory
by: Desai, Mahek, et al.
Published: (2025)