Real-Time FPGA Demonstrator of ANN-Based Equalization for Optical Communications

Fuente: arXiv
Salvato in:
Dettagli Bibliografici
Autori principali: Ney, Jonas, Matalla, Patrick, Lauinger, Vincent, Schmalen, Laurent, Randel, Sebastian, Wehn, Norbert
Natura: Preprint
Pubblicazione: 2024
Soggetti:
Accesso online:
Tags: Aggiungi Tag
Nessun Tag, puoi essere il primo ad aggiungerne!!
_version_ 1866909118296489984
author Ney, Jonas
Matalla, Patrick
Lauinger, Vincent
Schmalen, Laurent
Randel, Sebastian
Wehn, Norbert
author_facet Ney, Jonas
Matalla, Patrick
Lauinger, Vincent
Schmalen, Laurent
Randel, Sebastian
Wehn, Norbert
contents In this work, we present a high-throughput field programmable gate array (FPGA) demonstrator of an artificial neural network (ANN)-based equalizer. The equalization is performed and illustrated in real-time for a 30 GBd, two-level pulse amplitude modulation (PAM2) optical communication system.
format Preprint
id arxiv_https___arxiv_org_abs_2402_15288
institution arXiv
publishDate 2024
record_format arxiv
spellingShingle Real-Time FPGA Demonstrator of ANN-Based Equalization for Optical Communications
Ney, Jonas
Matalla, Patrick
Lauinger, Vincent
Schmalen, Laurent
Randel, Sebastian
Wehn, Norbert
Signal Processing
Machine Learning
In this work, we present a high-throughput field programmable gate array (FPGA) demonstrator of an artificial neural network (ANN)-based equalizer. The equalization is performed and illustrated in real-time for a 30 GBd, two-level pulse amplitude modulation (PAM2) optical communication system.
title Real-Time FPGA Demonstrator of ANN-Based Equalization for Optical Communications
topic Signal Processing
Machine Learning
url https://arxiv.org/abs/2402.15288