Copertina

Trimma: Trimming Metadata Storage and Latency for Hybrid Memory Systems

Fuente: arXiv

Salvato in:

Dettagli Bibliografici
Autori principali:	Li, Yiwei, Tian, Boyu, Gao, Mingyu
Natura:	Preprint
Pubblicazione:	2024
Soggetti:	Hardware Architecture
Accesso online:	Acceder al recurso
Tags:	Aggiungi Tag Nessun Tag, puoi essere il primo ad aggiungerne!!

Documenti analoghi

CoroAMU: Unleashing Memory-Driven Coroutines through Latency-Aware Decoupled Operations
di: Jiang, Zhuolun, et al.
Pubblicazione: (2025)

Efficient Page Migration in Hybrid Memory Systems
di: Upasna, et al.
Pubblicazione: (2026)

ERASER: Efficient RTL FAult Simulation Framework with Trimmed Execution Redundancy
di: Tang, Jiaping, et al.
Pubblicazione: (2025)

Fletch: File-System Metadata Caching in Programmable Switches
di: Liu, Qingxiu, et al.
Pubblicazione: (2025)

A System Architecture for Low Latency Multiprogramming Quantum Computing
di: Zhao, Yilun, et al.
Pubblicazione: (2026)

BARD: Reducing Write Latency of DDR5 Memory by Exploiting Bank-Parallelism
di: Vittal, Suhas, et al.
Pubblicazione: (2025)

Ironman: Accelerating Oblivious Transfer Extension for Privacy-Preserving AI with Near-Memory Processing
di: Lin, Chenqi, et al.
Pubblicazione: (2025)

DL-PIM: Improving Data Locality in Processing-in-Memory Systems
di: Tian, Parker Hao, et al.
Pubblicazione: (2025)

Bandwidth-Effective DRAM Cache for GPUs with Storage-Class Memory
di: Hong, Jeongmin, et al.
Pubblicazione: (2024)

Asynchronous Memory Access Unit: Exploiting Massive Parallelism for Far Memory Access
di: Wang, Luming, et al.
Pubblicazione: (2024)

TLV-HGNN: Thinking Like a Vertex for Memory-efficient HGNN Inference
di: Han, Dengke, et al.
Pubblicazione: (2025)

Hardware Memory Management for Future Mobile Hybrid Memory Systems
di: Wen, Fei, et al.
Pubblicazione: (2020)

Performance Characterizations and Usage Guidelines of Samsung CXL Memory Module Hybrid Prototype
di: Zeng, Jianping, et al.
Pubblicazione: (2025)

System-Level Design Space Exploration for High-Level Synthesis under End-to-End Latency Constraints
di: Liao, Yuchao, et al.
Pubblicazione: (2024)

Theoretical Analysis of the Efficient-Memory Matrix Storage Method for Quantum Emulation Accelerators with Gate Fusion on FPGAs
di: Le, Tran Xuan Hieu, et al.
Pubblicazione: (2024)

PIM-GPT: A Hybrid Process-in-Memory Accelerator for Autoregressive Transformers
di: Wu, Yuting, et al.
Pubblicazione: (2023)

Computing-In-Memory Aware Model Adaption For Edge Devices
di: Lin, Ming-Han, et al.
Pubblicazione: (2025)

Different Perspectives of Memory System Simulation
di: Esmaili-Dokht, Pouya, et al.
Pubblicazione: (2026)

M2XFP: A Metadata-Augmented Microscaling Data Format for Efficient Low-bit Quantization
di: Hu, Weiming, et al.
Pubblicazione: (2026)

An RDMA-First Object Storage System with SmartNIC Offload
di: Zhu, Yu, et al.
Pubblicazione: (2025)

LinkBo: An Adaptive Single-Wire, Low-Latency, and Fault-Tolerant Communications Interface for Variable-Distance Chip-to-Chip Systems
di: Ye, Bochen, et al.
Pubblicazione: (2025)

Enabling Efficient Hybrid Systolic Computation in Shared L1-Memory Manycore Clusters
di: Mazzola, Sergio, et al.
Pubblicazione: (2024)

FPGA-based Hyrbid Memory Emulation System
di: Wen, Fei, et al.
Pubblicazione: (2020)

CLONE: Customizing LLMs for Efficient Latency-Aware Inference at the Edge
di: Tian, Chunlin, et al.
Pubblicazione: (2025)

Area-Efficient In-Memory Computing for Mixture-of-Experts via Multiplexing and Caching
di: Gao, Hanyuan, et al.
Pubblicazione: (2026)

Hybrid JIT-CUDA Graph Optimization for Low-Latency Large Language Model Inference
di: Yadav, Divakar Kumar, et al.
Pubblicazione: (2026)

AutoRAC: Automated Processing-in-Memory Accelerator Design for Recommender Systems
di: Cheng, Feng, et al.
Pubblicazione: (2025)

In-Memory Computing Enabled Deep MIMO Detection to Support Ultra-Low-Latency Communications
di: Ding, Tingyu, et al.
Pubblicazione: (2025)

SSR: Spatial Sequential Hybrid Architecture for Latency Throughput Tradeoff in Transformer Acceleration
di: Zhuang, Jinming, et al.
Pubblicazione: (2024)

Improving the Representativeness of Simulation Intervals for the Cache Memory System
di: Bueno, Nicolas, et al.
Pubblicazione: (2024)

A Full-System Simulation Framework for CXL-Based SSD Memory System
di: Wang, Yaohui, et al.
Pubblicazione: (2025)

GEM3D CIM General Purpose Matrix Computation Using 3D Integrated SRAM eDRAM Hybrid Compute In Memory on Memory Architecture
di: Chakraborty, Subhradip, et al.
Pubblicazione: (2026)

Accelerating Multi-Scale Deformable Attention Using Near-Memory-Processing Architecture
di: Li, Huize, et al.
Pubblicazione: (2026)

ADOR: A Design Exploration Framework for LLM Serving with Enhanced Latency and Throughput
di: Kim, Junsoo, et al.
Pubblicazione: (2025)

MARS: Processing-In-Memory Acceleration of Raw Signal Genome Analysis Inside the Storage Subsystem
di: Soysal, Melina, et al.
Pubblicazione: (2025)

HCiM: ADC-Less Hybrid Analog-Digital Compute in Memory Accelerator for Deep Learning Workloads
di: Negi, Shubham, et al.
Pubblicazione: (2024)

RecFlash: Fast Recommendation System on In-Storage Computing with Frequency-Based Data Mapping
di: Baik, Jangho, et al.
Pubblicazione: (2026)

Allspark: Workload Orchestration for Visual Transformers on Processing In-Memory Systems
di: Ge, Mengke, et al.
Pubblicazione: (2024)

A Mess of Memory System Benchmarking, Simulation and Application Profiling
di: Esmaili-Dokht, Pouya, et al.
Pubblicazione: (2024)

LPU: A Latency-Optimized and Highly Scalable Processor for Large Language Model Inference
di: Moon, Seungjae, et al.
Pubblicazione: (2024)