Saved in:
Bibliographic Details
Main Authors: Zheng, Huiyong, Jiang, Wenning, Liu, Xiao
Format: Preprint
Published: 2024
Subjects:
Online Access:https://arxiv.org/abs/2402.17538
Tags: Add Tag
No Tags, Be the first to tag this record!
_version_ 1866909221955567616
author Zheng, Huiyong
Jiang, Wenning
Liu, Xiao
author_facet Zheng, Huiyong
Jiang, Wenning
Liu, Xiao
contents This paper presents the design of a time-division multiplexed capacitively-coupled chopper analog front-end (AFE) with a novel impedance boost loop (IBL) and a novel DC servo loop (DSL). The proposed IBL has two impedance booting loops for compensating leakage current due to parasitic capacitance from the ESD pad and external interconnections, and the chopper. By shifting the compensation node from the feedback pathway to the amplifier's inputs, this work realizes a higher-resolution compensation, boosting the input impedance of the AFE to several tens of GΩ. The proposed DSL consists of a coarse DSL driven by DC supply voltages and a fine DSL driven by five phase-interleaving pulse-width modulated waveforms (PI-PWM). Avoiding the usage of delta-sigma CDAC, the energy efficiency is better than conventional DSLs. Designed in a 0.18-μm CMOS process, the AFE consumes 4.5 μA from a 1.2-V supply. The simulated input referred noise is 0.27 μVrms from 0.5 to 100 Hz in the presence of a 384-mV EDO. With a 10-pF parasitic capacitance, the proposed AFE achieves an input impedance of more than 74.5 GΩ at 1 Hz and 6.4 GΩ at 50 Hz. The simulation results have been robust under 100 Monte-Carlo samples.
format Preprint
id arxiv_https___arxiv_org_abs_2402_17538
institution arXiv
publishDate 2024
record_format arxiv
spellingShingle A TDM-based Analog Front-End for Ear-EEG Recording with 74.5-GΩ Input Impedance, 384-mV DC Tolerance and 0.27-μVrms Input-Referred Noise
Zheng, Huiyong
Jiang, Wenning
Liu, Xiao
Human-Computer Interaction
Signal Processing
This paper presents the design of a time-division multiplexed capacitively-coupled chopper analog front-end (AFE) with a novel impedance boost loop (IBL) and a novel DC servo loop (DSL). The proposed IBL has two impedance booting loops for compensating leakage current due to parasitic capacitance from the ESD pad and external interconnections, and the chopper. By shifting the compensation node from the feedback pathway to the amplifier's inputs, this work realizes a higher-resolution compensation, boosting the input impedance of the AFE to several tens of GΩ. The proposed DSL consists of a coarse DSL driven by DC supply voltages and a fine DSL driven by five phase-interleaving pulse-width modulated waveforms (PI-PWM). Avoiding the usage of delta-sigma CDAC, the energy efficiency is better than conventional DSLs. Designed in a 0.18-μm CMOS process, the AFE consumes 4.5 μA from a 1.2-V supply. The simulated input referred noise is 0.27 μVrms from 0.5 to 100 Hz in the presence of a 384-mV EDO. With a 10-pF parasitic capacitance, the proposed AFE achieves an input impedance of more than 74.5 GΩ at 1 Hz and 6.4 GΩ at 50 Hz. The simulation results have been robust under 100 Monte-Carlo samples.
title A TDM-based Analog Front-End for Ear-EEG Recording with 74.5-GΩ Input Impedance, 384-mV DC Tolerance and 0.27-μVrms Input-Referred Noise
topic Human-Computer Interaction
Signal Processing
url https://arxiv.org/abs/2402.17538