Cover Image

A Hierarchical Dataflow-Driven Heterogeneous Architecture for Wireless Baseband Processing

Fuente: arXiv

Saved in:

Bibliographic Details
Main Authors:	Jiang, Limin, Shi, Yi, Liu, Yintao, Deng, Qingyu, Xu, Siyi, Shen, Yihao, Ye, Fangfang, Cao, Shan, Jiang, Zhiyuan
Format:	Preprint
Published:	2024
Subjects:	Hardware Architecture Signal Processing
Online Access:	Acceder al recurso
Tags:	Add Tag No Tags, Be the first to tag this record!

Similar Items

Unlimited Vector Processing for Wireless Baseband Based on RISC-V Extension
by: Jiang, Limin, et al.
Published: (2025)

Zoozve: A Strip-Mining-Free RISC-V Vector Extension with Arbitrary Register Grouping Compilation Support (WIP)
by: Xu, Siyi, et al.
Published: (2025)

A Spatial Array for Spectrally Agile Wireless Processing
by: Rasteh, Ali, et al.
Published: (2025)

A High-Throughput FPGA Accelerator for Lightweight CNNs With Balanced Dataflow
by: Zhao, Zhiyuan, et al.
Published: (2024)

ReDas: A Lightweight Architecture for Supporting Fine-Grained Reshaping and Multiple Dataflows on Systolic Array
by: Han, Meng, et al.
Published: (2023)

DORA: Dataflow-Instruction Orchestration Architecture for DNN Acceleration
by: Chen, Xingzhen, et al.
Published: (2026)

A Low-Latency FFT-IFFT Cascade Architecture
by: Parhi, Keshab K.
Published: (2023)

Low Complexity Deep Learning Augmented Wireless Channel Estimation for Pilot-Based OFDM on Zynq System on Chip
by: Sharma, Animesh, et al.
Published: (2024)

Ray Antenna Array: A Novel Cost-Effective Multi-Antenna Architecture for Enhanced Wireless Communication
by: Dong, Zhenjun, et al.
Published: (2025)

Designing Spatial Architectures for Sparse Attention: STAR Accelerator via Cross-Stage Tiling
by: Wang, Huizheng, et al.
Published: (2025)

FieldHAR: A Fully Integrated End-to-end RTL Framework for Human Activity Recognition with Neural Networks from Heterogeneous Sensors
by: Liu, Mengxi, et al.
Published: (2023)

A Composable Dynamic Sparse Dataflow Architecture for Efficient Event-based Vision Processing on FPGA
by: Gao, Yizhao, et al.
Published: (2024)

Lightator: An Optical Near-Sensor Accelerator with Compressive Acquisition Enabling Versatile Image Processing
by: Morsali, Mehrdad, et al.
Published: (2024)

Fast Cross-Operator Optimization of Attention Dataflow
by: Chang, Haodong, et al.
Published: (2026)

Hermes: A Unified High-Performance NTT Architecture with Hybrid Dataflow
by: Gu, Hang, et al.
Published: (2026)

LoopLynx: A Scalable Dataflow Architecture for Efficient LLM Inference
by: Zheng, Jianing, et al.
Published: (2025)

FlexMem: High-Parallel Near-Memory Architecture for Flexible Dataflow in Fully Homomorphic Encryption
by: Shi, Shangyi, et al.
Published: (2025)

Automated SAR ADC Sizing Using Analytical Equations
by: Li, Zhongyi, et al.
Published: (2025)

Stream: Design Space Exploration of Layer-Fused DNNs on Heterogeneous Dataflow Accelerators
by: Symons, Arne, et al.
Published: (2022)

StreamTensor: Make Tensors Stream in Dataflow Accelerators for LLMs
by: Ye, Hanchen, et al.
Published: (2025)

A Digital SRAM-Based Compute-In-Memory Macro for Weight-Stationary Dynamic Matrix Multiplication in Transformer Attention Score Computation
by: Yu, Jianyi, et al.
Published: (2025)

Evaluation of Posits for Spectral Analysis Using a Software-Defined Dataflow Architecture
by: Deshmukh, Sameer, et al.
Published: (2024)

NEURAL: An Elastic Neuromorphic Architecture with Hybrid Data-Event Execution and On-the-fly Attention Dataflow
by: Chen, Yuehai, et al.
Published: (2025)

MIREDO: MIP-Driven Resource-Efficient Dataflow Optimization for Computing-in-Memory Accelerator
by: He, Xiaolin, et al.
Published: (2025)

M100: An Orchestrated Dataflow Architecture Powering General AI Computing
by: Xie, Yan, et al.
Published: (2026)

A Lightweight Architecture for Real-Time Neuronal-Spike Classification
by: Siddiqi, Muhammad Ali, et al.
Published: (2023)

The Immutable Tensor Architecture: A Pure Dataflow Approach for Secure, Energy-Efficient AI Inference
by: Li, Fang
Published: (2025)

A Hybrid Residue Floating Numerical Architecture for High Precision Arithmetic on FPGAs
by: Darvishi, Mostafa
Published: (2025)

Practical Timing Closure in FPGA and ASIC Designs: Methods, Challenges, and Case Studies
by: Darvishi, Mostafa
Published: (2025)

RRAM-Based Bio-Inspired Circuits for Mobile Epileptic Correlation Extraction and Seizure Prediction
by: Wang, Hao, et al.
Published: (2024)

In-Memory Computing Enabled Deep MIMO Detection to Support Ultra-Low-Latency Communications
by: Ding, Tingyu, et al.
Published: (2025)

Ellora: Exploring Low-Power OFDM-based Radar Processors using Approximate Computing
by: Bhattacharjya, Rajat, et al.
Published: (2023)

PADE: A Predictor-Free Sparse Attention Accelerator via Unified Execution and Stage Fusion
by: Wang, Huizheng, et al.
Published: (2025)

A 0.32 mm$^2$ 100 Mb/s 223 mW ASIC in 22FDX for Joint Jammer Mitigation, Channel Estimation, and SIMO Data Detection
by: Elmiger, Jonas, et al.
Published: (2025)

Spectral Impact of Mismatches in Interleaved ADCs
by: Guichemerre, Jérémy, et al.
Published: (2026)

12-bit Delta-Sigma ADC operating at a temperature of up to 250C in Standard 0.18 $μ$m SOI CMOS
by: Sbrana, Christian, et al.
Published: (2024)

InfiniteEn: A Multi-Source Energy Harvesting System with Load Monitoring Module for Batteryless Internet of Things
by: Puluckul, Priyesh Pappinisseri, et al.
Published: (2024)

Compute SNR-Optimal Analog-to-Digital Converters for Analog In-Memory Computing
by: Kavishwar, Mihir, et al.
Published: (2025)

Fixed-Throughput GRAND with FIFO Scheduling
by: Christen, Filippo, et al.
Published: (2025)

Decade-Bandwidth RF-Input Pseudo-Doherty Load Modulated Balanced Amplifier using Signal-Flow-Based Phase Alignment Design
by: Gong, Pingzhu, et al.
Published: (2024)