Image de couverture de livre

PIMSIM-NN: An ISA-based Simulation Framework for Processing-in-Memory Accelerators

Fuente: arXiv

Enregistré dans:

Détails bibliographiques
Auteurs principaux:	Wang, Xinyu, Sun, Xiaotian, Han, Yinhe, Chen, Xiaoming
Format:	Preprint
Publié:	2024
Sujets:	Hardware Architecture
Accès en ligne:	Acceder al recurso
Tags:	Ajouter un tag Pas de tags, Soyez le premier à ajouter un tag!

Documents similaires

PIMCOMP: An End-to-End DNN Compiler for Processing-In-Memory Accelerators
par: Sun, Xiaotian, et autres
Publié: (2024)

PIMSYN: Synthesizing Processing-in-memory CNN Accelerators
par: Li, Wanqian, et autres
Publié: (2024)

Be CIM or Be Memory: A Dual-mode-aware DNN Compiler for CIM Accelerators
par: Zhao, Shixin, et autres
Publié: (2025)

ODMA: On-Demand Memory Allocation Strategy for LLM Serving on LPDDR-Class Accelerators
par: Zou, Guoqiang, et autres
Publié: (2025)

CAMASim: A Comprehensive Simulation Framework for Content-Addressable Memory based Accelerators
par: Li, Mengyuan, et autres
Publié: (2024)

AGON: Automated Design Framework for Customizing Processors from ISA Documents
par: Li, Chongxiao, et autres
Publié: (2024)

HPIM: Heterogeneous Processing-In-Memory-based Accelerator for Large Language Models Inference
par: Duan, Cenlin, et autres
Publié: (2025)

MiniFloat-NN and ExSdotp: An ISA Extension and a Modular Open Hardware Unit for Low-Precision Training on RISC-V cores
par: Bertaccini, Luca, et autres
Publié: (2022)

VMXDOTP: A RISC-V Vector ISA Extension for Efficient Microscaling (MX) Format Acceleration
par: Wipfli, Max, et autres
Publié: (2026)

Limited Read-Write/Set Hardware Transactional Memory without modifying the ISA or the Coherence Protocol
par: Kafousis, Konstantinos
Publié: (2025)

Scope: A Scalable Merged Pipeline Framework for Multi-Chip-Module NN Accelerators
par: Huang, Zongle, et autres
Publié: (2026)

Fast-OverlaPIM: A Fast Overlap-driven Mapping Framework for Processing In-Memory Neural Network Acceleration
par: Wang, Xuan, et autres
Publié: (2024)

AutoRAC: Automated Processing-in-Memory Accelerator Design for Recommender Systems
par: Cheng, Feng, et autres
Publié: (2025)

Accelerating Multi-Scale Deformable Attention Using Near-Memory-Processing Architecture
par: Li, Huize, et autres
Publié: (2026)

Graphitron: A Domain Specific Language for FPGA-based Graph Processing Accelerator Generation
par: Zhang, Xinmiao, et autres
Publié: (2024)

CKTSO: High-Performance Parallel Sparse Linear Solver for General Circuit Simulations
par: Chen, Xiaoming
Publié: (2024)

Multi-Dimensional Vector ISA Extension for Mobile In-Cache Computing
par: Khadem, Alireza, et autres
Publié: (2025)

Generalized Ping-Pong: Off-Chip Memory Bandwidth Centric Pipelining Strategy for Processing-In-Memory Accelerators
par: Wang, Ruibao, et autres
Publié: (2024)

Harmonia: Algorithm-Hardware Co-Design for Memory- and Compute-Efficient BFP-based LLM Inference
par: Wang, Xinyu, et autres
Publié: (2026)

EPIM: Efficient Processing-In-Memory Accelerators based on Epitome
par: Wang, Chenyu, et autres
Publié: (2023)

PIM-GPT: A Hybrid Process-in-Memory Accelerator for Autoregressive Transformers
par: Wu, Yuting, et autres
Publié: (2023)

Ironman: Accelerating Oblivious Transfer Extension for Privacy-Preserving AI with Near-Memory Processing
par: Lin, Chenqi, et autres
Publié: (2025)

PRIMAL: Processing-In-Memory Based Low-Rank Adaptation for LLM Inference Accelerator
par: Chong, Yue Jiet, et autres
Publié: (2026)

MICSim: A Modular Simulator for Mixed-signal Compute-in-Memory based AI Accelerator
par: Wang, Cong, et autres
Publié: (2024)

Modeling and Simulation Frameworks for Processing-in-Memory Architectures
par: Aghaei, Mahdi, et autres
Publié: (2025)

A Bit Level Weight Reordering Strategy Based on Column Similarity to Explore Weight Sparsity in RRAM-based NN Accelerator
par: Yang, Weiping, et autres
Publié: (2025)

ACT: Automatically Generating Compiler Backends from Tensor Accelerator ISA Descriptions
par: Jain, Devansh, et autres
Publié: (2025)

DARE: An Irregularity-Tolerant Matrix Processing Unit with a Densifying ISA and Filtered Runahead Execution
par: Yang, Xin, et autres
Publié: (2025)

VEXP: A Low-Cost RISC-V ISA Extension for Accelerated Softmax Computation in Transformers
par: Wang, Run, et autres
Publié: (2025)

On the Impact of ISA Extension on Energy Consumption of I-Cache in Extensible Processors
par: Behboudi, Noushin, et autres
Publié: (2024)

PAM: Processing Across Memory Hierarchy for Efficient KV-centric LLM Serving System
par: Liu, Lian, et autres
Publié: (2026)

GSIM: Accelerating RTL Simulation for Large-Scale Designs
par: Chen, Lu, et autres
Publié: (2025)

A Full-System Simulation Framework for CXL-Based SSD Memory System
par: Wang, Yaohui, et autres
Publié: (2025)

A System Architecture for Low Latency Multiprogramming Quantum Computing
par: Zhao, Yilun, et autres
Publié: (2026)

Accelerating Time Series Analysis via Processing using Non-Volatile Memories
par: Fernandez, Ivan, et autres
Publié: (2022)

PC2IM: An Efficient In-Memory Computing Accelerator for 3D Point Cloud
par: Wang, Dengfeng, et autres
Publié: (2026)

Optimizing and Exploring System Performance in Compact Processing-in-Memory-based Chips
par: Chen, Peilin, et autres
Publié: (2025)

Enabling Efficient Transaction Processing on CXL-Based Memory Sharing
par: Wang, Zhao, et autres
Publié: (2025)

MaRVIn: A Cross-Layer Mixed-Precision RISC-V Framework for DNN Inference, from ISA Extension to Hardware Acceleration
par: Armeniakos, Giorgos, et autres
Publié: (2025)

Late Breaking Results: A RISC-V ISA Extension for Chaining in Scalar Processors
par: Colagrande, Luca, et autres
Publié: (2025)