MIMDRAM: An End-to-End Processing-Using-DRAM System for High-Throughput, Energy-Efficient and Programmer-Transparent Multiple-Instruction Multiple-Data Processing
Fuente:
arXiv
Enregistré dans:
| Auteurs principaux: | Oliveira, Geraldo F., Olgun, Ataberk, Yağlıkçı, Abdullah Giray, Bostancı, F. Nisa, Gómez-Luna, Juan, Ghose, Saugata, Mutlu, Onur |
|---|---|
| Format: | Preprint |
| Publié: |
2024
|
| Sujets: | |
| Accès en ligne: | |
| Tags: |
Ajouter un tag
Pas de tags, Soyez le premier à ajouter un tag!
|
Documents similaires
In-DRAM True Random Number Generation Using Simultaneous Multiple-Row Activation: An Experimental Study of Real DRAM Chips
par: Yuksel, Ismail Emir, et autres
Publié: (2025)
par: Yuksel, Ismail Emir, et autres
Publié: (2025)
Memory-Centric Computing: Recent Advances in Processing-in-DRAM
par: Mutlu, Onur, et autres
Publié: (2024)
par: Mutlu, Onur, et autres
Publié: (2024)
Functionally-Complete Boolean Logic in Real DRAM Chips: Experimental Characterization and Analysis
par: Yuksel, Ismail Emir, et autres
Publié: (2024)
par: Yuksel, Ismail Emir, et autres
Publié: (2024)
PULSAR: Simultaneous Many-Row Activation for Reliable and High-Performance Computing in Off-the-Shelf DRAM Chips
par: Yuksel, Ismail Emir, et autres
Publié: (2023)
par: Yuksel, Ismail Emir, et autres
Publié: (2023)
Simultaneous Many-Row Activation in Off-the-Shelf DRAM Chips: Experimental Characterization and Analysis
par: Yuksel, Ismail Emir, et autres
Publié: (2024)
par: Yuksel, Ismail Emir, et autres
Publié: (2024)
ColumnDisturb: Understanding Column-based Read Disturbance in Real DRAM Chips and Implications for Future Systems
par: Yüksel, İsmail Emir, et autres
Publié: (2025)
par: Yüksel, İsmail Emir, et autres
Publié: (2025)
Proteus: Enabling High-Performance Processing-Using-DRAM with Dynamic Bit-Precision, Adaptive Data Representation, and Flexible Arithmetic
par: Oliveira, Geraldo F., et autres
Publié: (2025)
par: Oliveira, Geraldo F., et autres
Publié: (2025)
PuDHammer: Experimental Analysis of Read Disturbance Effects of Processing-using-DRAM in Real DRAM Chips
par: Yuksel, Ismail Emir, et autres
Publié: (2025)
par: Yuksel, Ismail Emir, et autres
Publié: (2025)
DaPPA: A Data-Parallel Programming Framework for Processing-in-Memory Architectures
par: Oliveira, Geraldo F., et autres
Publié: (2023)
par: Oliveira, Geraldo F., et autres
Publié: (2023)
Sectored DRAM: A Practical Energy-Efficient and High-Performance Fine-Grained DRAM Architecture
par: Olgun, Ataberk, et autres
Publié: (2022)
par: Olgun, Ataberk, et autres
Publié: (2022)
Self-Managing DRAM: A Low-Cost Framework for Enabling Autonomous and Efficient in-DRAM Operations
par: Hassan, Hasan, et autres
Publié: (2022)
par: Hassan, Hasan, et autres
Publié: (2022)
DiscoRD: An Experimental Methodology for Quickly Discovering the Reliable Read Disturbance Threshold of Real DRAM Chips
par: Olgun, Ataberk, et autres
Publié: (2026)
par: Olgun, Ataberk, et autres
Publié: (2026)
Understanding the Security Benefits and Overheads of Emerging Industry Solutions to DRAM Read Disturbance
par: Canpolat, Oğuzhan, et autres
Publié: (2024)
par: Canpolat, Oğuzhan, et autres
Publié: (2024)
Chronus: Understanding and Securing the Cutting-Edge Industry Solutions to DRAM Read Disturbance
par: Canpolat, Oğuzhan, et autres
Publié: (2025)
par: Canpolat, Oğuzhan, et autres
Publié: (2025)
Variable Read Disturbance: An Experimental Analysis of Temporal Variation in DRAM Read Disturbance
par: Olgun, Ataberk, et autres
Publié: (2025)
par: Olgun, Ataberk, et autres
Publié: (2025)
A Modern Primer on Processing in Memory
par: Mutlu, Onur, et autres
Publié: (2020)
par: Mutlu, Onur, et autres
Publié: (2020)
Cleaning up the Mess: Re-Evaluating the Real-System Modeling Accuracy of Ramulator 2.0
par: Bostanci, F. Nisa, et autres
Publié: (2025)
par: Bostanci, F. Nisa, et autres
Publié: (2025)
EasyDRAM: An FPGA-based Infrastructure for Fast and Accurate End-to-End Evaluation of Emerging DRAM Techniques
par: Canpolat, Oğuzhan, et autres
Publié: (2025)
par: Canpolat, Oğuzhan, et autres
Publié: (2025)
Rethinking the Producer-Consumer Relationship in Modern DRAM-Based Systems
par: Patel, Minesh, et autres
Publié: (2024)
par: Patel, Minesh, et autres
Publié: (2024)
Revisiting DRAM Read Disturbance: Identifying Inconsistencies Between Experimental Characterization and Device-Level Studies
par: Luo, Haocong, et autres
Publié: (2025)
par: Luo, Haocong, et autres
Publié: (2025)
Spatial Variation-Aware Read Disturbance Defenses: Experimental Analysis of Real DRAM Chips and Implications on Future Solutions
par: Yağlıkçı, Abdullah Giray, et autres
Publié: (2024)
par: Yağlıkçı, Abdullah Giray, et autres
Publié: (2024)
Memory-Centric Computing: Solving Computing's Memory Problem
par: Mutlu, Onur, et autres
Publié: (2025)
par: Mutlu, Onur, et autres
Publié: (2025)
Understanding RowHammer Under Reduced Refresh Latency: Experimental Analysis of Real DRAM Chips and Implications on Future Solutions
par: Tuğrul, Yahya Can, et autres
Publié: (2025)
par: Tuğrul, Yahya Can, et autres
Publié: (2025)
An Experimental Characterization of Combined RowHammer and RowPress Read Disturbance in Modern DRAM Chips
par: Luo, Haocong, et autres
Publié: (2024)
par: Luo, Haocong, et autres
Publié: (2024)
Revisiting Main Memory-Based Covert and Side Channel Attacks in the Context of Processing-in-Memory
par: Bostanci, F. Nisa, et autres
Publié: (2024)
par: Bostanci, F. Nisa, et autres
Publié: (2024)
ABACuS: All-Bank Activation Counters for Scalable and Low Overhead RowHammer Mitigation
par: Olgun, Ataberk, et autres
Publié: (2023)
par: Olgun, Ataberk, et autres
Publié: (2023)
Understanding and Mitigating Covert Channel and Side Channel Vulnerabilities Introduced by RowHammer Defenses
par: Bostancı, F. Nisa, et autres
Publié: (2025)
par: Bostancı, F. Nisa, et autres
Publié: (2025)
Enabling Efficient and Scalable DRAM Read Disturbance Mitigation via New Experimental Insights into Modern DRAM Chips
par: Yağlıkçı, Abdullah Giray
Publié: (2024)
par: Yağlıkçı, Abdullah Giray
Publié: (2024)
Read Disturbance in High Bandwidth Memory: A Detailed Experimental Study on HBM2 DRAM Chips
par: Olgun, Ataberk, et autres
Publié: (2023)
par: Olgun, Ataberk, et autres
Publié: (2023)
DRAM Bender: An Extensible and Versatile FPGA-based Infrastructure to Easily Test State-of-the-art DRAM Chips
par: Olgun, Ataberk, et autres
Publié: (2022)
par: Olgun, Ataberk, et autres
Publié: (2022)
CoMeT: Count-Min-Sketch-based Row Tracking to Mitigate RowHammer at Low Cost
par: Bostanci, F. Nisa, et autres
Publié: (2024)
par: Bostanci, F. Nisa, et autres
Publié: (2024)
RowPress Vulnerability in Modern DRAM Chips
par: Luo, Haocong, et autres
Publié: (2024)
par: Luo, Haocong, et autres
Publié: (2024)
Conduit: Programmer-Transparent Near-Data Processing Using Multiple Compute-Capable Resources in Solid State Drives
par: Nadig, Rakesh, et autres
Publié: (2026)
par: Nadig, Rakesh, et autres
Publié: (2026)
RowPress: Amplifying Read Disturbance in Modern DRAM Chips
par: Luo, Haocong, et autres
Publié: (2023)
par: Luo, Haocong, et autres
Publié: (2023)
General-Purpose Multicore Architectures
par: Ghose, Saugata
Publié: (2024)
par: Ghose, Saugata
Publié: (2024)
PIMDAL: Mitigating the Memory Bottleneck in Data Analytics using a Real Processing-in-Memory System
par: Frouzakis, Manos, et autres
Publié: (2025)
par: Frouzakis, Manos, et autres
Publié: (2025)
PIM-Opt: Demystifying Distributed Optimization Algorithms on a Real-World Processing-In-Memory System
par: Rhyner, Steve, et autres
Publié: (2024)
par: Rhyner, Steve, et autres
Publié: (2024)
Taking Cryptography Out of the Data Path via Near-Memory Processing in DRAM
par: Barcarolo, Nicola, et autres
Publié: (2026)
par: Barcarolo, Nicola, et autres
Publié: (2026)
Accelerating Triangle Counting with Real Processing-in-Memory Systems
par: Asquini, Lorenzo, et autres
Publié: (2025)
par: Asquini, Lorenzo, et autres
Publié: (2025)
BreakHammer: Enhancing RowHammer Mitigations by Carefully Throttling Suspect Threads
par: Canpolat, Oğuzhan, et autres
Publié: (2024)
par: Canpolat, Oğuzhan, et autres
Publié: (2024)
Documents similaires
-
In-DRAM True Random Number Generation Using Simultaneous Multiple-Row Activation: An Experimental Study of Real DRAM Chips
par: Yuksel, Ismail Emir, et autres
Publié: (2025) -
Memory-Centric Computing: Recent Advances in Processing-in-DRAM
par: Mutlu, Onur, et autres
Publié: (2024) -
Functionally-Complete Boolean Logic in Real DRAM Chips: Experimental Characterization and Analysis
par: Yuksel, Ismail Emir, et autres
Publié: (2024) -
PULSAR: Simultaneous Many-Row Activation for Reliable and High-Performance Computing in Off-the-Shelf DRAM Chips
par: Yuksel, Ismail Emir, et autres
Publié: (2023) -
Simultaneous Many-Row Activation in Off-the-Shelf DRAM Chips: Experimental Characterization and Analysis
par: Yuksel, Ismail Emir, et autres
Publié: (2024)