Cover Image

SFQ counter-based precomputation for large-scale cryogenic VQE machines

Fuente: arXiv

Saved in:

Bibliographic Details
Main Authors:	Ueno, Yosuke, Imamura, Satoshi, Tomida, Yuna, Tanimoto, Teruo, Tanaka, Masamitsu, Tabuchi, Yutaka, Inoue, Koji, Nakamura, Hiroshi
Format:	Preprint
Published:	2024
Subjects:	Quantum Physics Hardware Architecture
Online Access:	Acceder al recurso
Tags:	Add Tag No Tags, Be the first to tag this record!

Similar Items

C3-VQA: Cryogenic Counter-based Co-processor for Variational Quantum Algorithms
by: Ueno, Yosuke, et al.
Published: (2024)

High-Performance and Scalable Fault-Tolerant Quantum Computation with Lattice Surgery on a 2.5D Architecture
by: Ueno, Yosuke, et al.
Published: (2024)

LSQCA: Resource-Efficient Load/Store Architecture for Limited-Scale Fault-Tolerant Quantum Computing
by: Kobori, Takumi, et al.
Published: (2024)

Q3DE: A fault-tolerant quantum computer architecture for multi-bit burst errors by cosmic rays
by: Suzuki, Yasunari, et al.
Published: (2024)

Emerging memory technologies at room/cryogenic temperature
by: Raman, Siddhartha Raman Sundara
Published: (2026)

Facial Expression Recognition System Using DNN Accelerator with Multi-threading on FPGA
by: Ando, Takuto, et al.
Published: (2025)

AnalogToBi: Device-Level Analog Circuit Topology Generation via Bipartite Graph and Grammar Guided Decoding
by: Kim, Seungmin, et al.
Published: (2026)

Micrometer-scale displacement and thickness sensing using a single terahertz resonant-tunneling diode
by: Yi, Li, et al.
Published: (2026)

CuLD: Current-Limiting Differential Reading Circuit for Current-Based Compute-in-Memory
by: Uenohara, Seiji, et al.
Published: (2025)

Silicon-based Josephson junction field-effect transistors enabling cryogenic logic and quantum technologies
by: Xiong, Yusheng, et al.
Published: (2025)

Darwin3: A large-scale neuromorphic chip with a Novel ISA and On-Chip Learning
by: Ma, De, et al.
Published: (2023)

In-Situ Hardware Error Detection Using Specification-Derived Petri Net Models and Behavior-Derived State Sequences
by: Tanaka, Tomonari, et al.
Published: (2025)

Q-Fly: An Optical Interconnect for Modular Quantum Computers
by: Sakuma, Daisuke, et al.
Published: (2024)

Accelerating BP-based decoders for QLDPC Codes with Local Syndrome-Based Preprocessing
by: Fan, Wenxuan, et al.
Published: (2025)

Soft Error Probability Estimation of Nano-scale Combinational Circuits
by: Jockar, Ali, et al.
Published: (2025)

4T2R X-ReRAM CiM Array for Variation-tolerant, Low-power, Massively Parallel MAC Operation
by: Kihara, Fuyuki, et al.
Published: (2025)

Communication Characterization of AI Workloads for Large-scale Multi-chiplet Accelerators
by: Musavi, Mariam, et al.
Published: (2024)

Invited: Toward Accurate, Large-scale Electromigration Analysis and Optimization in Integrated Systems
by: Sapatnekar, Sachin S.
Published: (2026)

TLX: Hardware-Native, Evolvable MIMW GPU Compiler for Large-scale Production Environments
by: Guan, Yue, et al.
Published: (2026)

History-Aware Trajectory k-Anonymization Using an FPGA-Based Hardware Accelerator for Real-Time Location Services
by: Nakano, Hiroshi, et al.
Published: (2025)

TEMP: A Memory Efficient Physical-aware Tensor Partition-Mapping Framework on Wafer-scale Chips
by: Wang, Huizheng, et al.
Published: (2025)

Teapot: Efficiently Uncovering Spectre Gadgets in COTS Binaries
by: Lin, Fangzheng, et al.
Published: (2024)

Bit-Flip Vulnerability of Shared KV-Cache Blocks in LLM Serving Systems
by: Yamamoto, Yuji, et al.
Published: (2026)

Memristor-based hardware and algorithms for higher-order Hopfield optimization solver outperforming quadratic Ising machines
by: Hizzani, Mohammad, et al.
Published: (2023)

Relational Hoare Logic for High-Level Synthesis of Hardware Accelerators
by: Tanaka, Izumi, et al.
Published: (2026)

AxLLM: accelerator architecture for large language models with computation reuse capability
by: Ahadi, Soroush, et al.
Published: (2025)

Toleo: Scaling Freshness to Tera-scale Memory using CXL and PIM
by: Dong, Juechu, et al.
Published: (2024)

CBM-Dual: A 65-nm Fully Connected Chaotic Boltzmann Machine Processor for Dual Function Simulated Annealing and Reservoir Computing
by: Yoshioka, Kanta, et al.
Published: (2026)

A 55-nm SRAM Chip Scanning Errors Every 125 ns for Event-Wise Soft Error Measurement
by: Gomi, Yuibi, et al.
Published: (2025)

Agentic-HLS: An agentic reasoning based high-level synthesis system using large language models (AI for EDA workshop 2024)
by: Oztas, Ali Emre, et al.
Published: (2024)

Low-latency machine learning FPGA accelerator for multi-qubit-state discrimination
by: Gautam, Pradeep Kumar, et al.
Published: (2024)

Statistical evaluation of 571 GaAs quantum point contact transistors showing the 0.7 anomaly in quantized conductance using millikelvin cryogenic on-chip multiplexing
by: Ma, Pengcheng, et al.
Published: (2024)

A low-rank balanced truncation approach for large-scale RLCk model order reduction based on extended Krylov subspace and a frequency-aware convergence criterion
by: Giamouzis, Christos, et al.
Published: (2024)

Learning-driven Physically-aware Large-scale Circuit Gate Sizing
by: Ye, Yuyang, et al.
Published: (2024)

Reed-Muller Error-Correction Code Encoder for SFQ-to-CMOS Interface Circuits
by: Mustafa, Yerzhan, et al.
Published: (2026)

NL-DPE: An Analog In-memory Non-Linear Dot Product Engine for Efficient CNN and LLM Inference
by: Zhao, Lei, et al.
Published: (2025)

Flexible In-NAND Cryptographic Processing for Secure Flash Storage
by: Noh, Seock-Hwan, et al.
Published: (2025)

RAS: A Bit-Exact rANS Accelerator For High-Performance Neural Lossless Compression
by: Qin, Yuchao, et al.
Published: (2025)

A Multicast-Capable AXI Crossbar for Many-core Machine Learning Accelerators
by: Colagrande, Luca, et al.
Published: (2025)

Optimizing GEMM for Energy and Performance on Versal ACAP Architectures
by: Papalamprou, Ilias, et al.
Published: (2025)