Image de couverture de livre

Improving Memory Dependence Prediction with Static Analysis

Fuente: arXiv

Enregistré dans:

Détails bibliographiques
Auteurs principaux:	Panayi, Luke, Gandhi, Rohan, Whittaker, Jim, Chouliaras, Vassilios, Berger, Martin, Kelly, Paul
Format:	Preprint
Publié:	2024
Sujets:	Programming Languages Hardware Architecture B.0; B.8; C.1
Accès en ligne:	Acceder al recurso
Tags:	Ajouter un tag Pas de tags, Soyez le premier à ajouter un tag!

Documents similaires

PG-MDP: Profile-Guided Memory Dependence Prediction for Area-Constrained Cores
par: Panayi, Luke, et autres
Publié: (2026)

Re-thinking Memory-Bound Limitations in CGRAs
par: Liu, Xiangfeng, et autres
Publié: (2025)

A Hardware-Based Multi-Stage Dynamic Power Management Architecture for Autonomous Low-Light Operation
par: Kouzinopoulos, Charalampos S., et autres
Publié: (2026)

MANTIS: A Mixed-Signal Near-Sensor Convolutional Imager SoC Using Charge-Domain 4b-Weighted 5-to-84-TOPS/W MAC Operations for Feature Extraction and Region-of-Interest Detection
par: Lefebvre, Martin, et autres
Publié: (2024)

A 2.5-nA Area-Efficient Temperature-Independent 176-/82-ppm/°C CMOS-Only Current Reference in 0.11-$μ$m Bulk and 22-nm FD-SOI
par: Lefebvre, Martin, et autres
Publié: (2024)

A nA-Range Area-Efficient Sub-100-ppm/°C Peaking Current Reference Using Forward Body Biasing in 0.11-$μ$m Bulk and 22-nm FD-SOI
par: Lefebvre, Martin, et autres
Publié: (2024)

A 1.1- / 0.9-nA Temperature-Independent 213- / 565-ppm/$^\circ$C Self-Biased CMOS-Only Current Reference in 65-nm Bulk and 22-nm FDSOI
par: Lefebvre, Martin, et autres
Publié: (2023)

SpChar: Characterizing the Sparse Puzzle via Decision Trees
par: Sgherzi, Francesco, et autres
Publié: (2023)

ROSGuard: A Bandwidth Regulation Mechanism for ROS2-based Applications
par: Puente, Jon Altonaga, et autres
Publié: (2025)

Hourglass Sorting: A novel parallel sorting algorithm and its implementation
par: Bascones, Daniel, et autres
Publié: (2025)

HeTraX: Energy Efficient 3D Heterogeneous Manycore Architecture for Transformer Acceleration
par: Dhingra, Pratyush, et autres
Publié: (2024)

CMOS+X: Stacking Persistent Embedded Memories based on Oxide Transistors upon GPGPU Platforms
par: Waqar, Faaiq, et autres
Publié: (2025)

RedMulE-FT: A Reconfigurable Fault-Tolerant Matrix Multiplication Engine
par: Wiese, Philip, et autres
Publié: (2025)

An Event-Based Digital Compute-In-Memory Accelerator with Flexible Operand Resolution and Layer-Wise Weight/Output Stationarity
par: Chauvaux, Nicolas, et autres
Publié: (2024)

Static Communication Analysis for Hardware Design
par: Rosendahl, Mads, et autres
Publié: (2025)

Weak Memory Demands Model-based Compiler Testing
par: Geeson, Luke
Publié: (2024)

Compiler Testing With Relaxed Memory Models
par: Geeson, Luke, et autres
Publié: (2023)

EStacker: Explaining Battery-Less IoT System Performance with Energy Stacks
par: Liedtke, Lukas, et autres
Publié: (2025)

Trojan Playground: A Reinforcement Learning Framework for Hardware Trojan Insertion and Detection
par: Sarihi, Amin, et autres
Publié: (2023)

FARe: Fault-Aware GNN Training on ReRAM-based PIM Accelerators
par: Dhingra, Pratyush, et autres
Publié: (2024)

Memory Access Vectors: Improving Sampling Fidelity for CPU Performance Simulations
par: Caculo, Sriyash, et autres
Publié: (2025)

Silent Data Corruption by 10x Test Escapes Threatens Reliable Computing
par: Mitra, Subhasish, et autres
Publié: (2025)

SR-NCL: an Area-/Energy-Efficient Resilient NCL Architecture Based on Selective Redundancy
par: Ziad, Hasnain A., et autres
Publié: (2025)

Approximate Logic Synthesis Using BLASYS
par: Ma, Jingxiao, et autres
Publié: (2025)

Resource Optimized Quantum Squaring Circuit
par: Sultana, Afrin, et autres
Publié: (2024)

Integrating SystemC-AMS Power Modeling with a RISC-V ISS for Virtual Prototyping of Battery-operated Embedded Devices
par: Hamdi, Mohamed Amine, et autres
Publié: (2024)

Design and implementation of a synchronous Hardware Performance Monitor for a RISC-V space-oriented processor
par: Arribas, Miguel Jiménez, et autres
Publié: (2024)

basic_RV32s: An Open-Source Microarchitectural Roadmap for RISC-V RV32I
par: Kang, Hyun Woo, et autres
Publié: (2025)

Streamlining SIMD ISA Extensions with Takum Arithmetic: A Case Study on Intel AVX10.2
par: Hunhold, Laslo
Publié: (2025)

Anvil: A General-Purpose Timing-Safe Hardware Description Language
par: Yu, Jason Zhijingcheng, et autres
Publié: (2025)

The Seeker's Dilemma: Realistic Formulation and Benchmarking for Hardware Trojan Detection
par: Sarihi, Amin, et autres
Publié: (2024)

Hiding in Plain Sight: Reframing Hardware Trojan Benchmarking as a Hide&Seek Modification
par: Sarihi, Amin, et autres
Publié: (2024)

TrojanForge: Generating Adversarial Hardware Trojan Examples Using Reinforcement Learning
par: Sarihi, Amin, et autres
Publié: (2024)

Integer Representations in IEEE 754, Posit, and Takum Arithmetics
par: Hunhold, Laslo
Publié: (2024)

Co-Design of Memory-Storage Systems for Workload Awareness with Interpretable Models
par: Sarkar, Jay, et autres
Publié: (2026)

Chameleon: A MatMul-Free Temporal Convolutional Network Accelerator for End-to-End Few-Shot and Continual Learning from Sequential Data
par: Blanken, Douwe den, et autres
Publié: (2025)

TOM: A Ternary Read-only Memory Accelerator for LLM-powered Edge Intelligence
par: Guan, Hongyi, et autres
Publié: (2026)

VerilogMonkey: Exploring Parallel Scaling for Automated Verilog Code Generation with LLMs
par: Niu, Juxin, et autres
Publié: (2025)

Zoozve: A Strip-Mining-Free RISC-V Vector Extension with Arbitrary Register Grouping Compilation Support (WIP)
par: Xu, Siyi, et autres
Publié: (2025)

The Program Hypergraph: Multi-Way Relational Structure for Geometric Algebra, Spatial Compute, and Physics-Aware Compilation
par: Haynes, Houston
Publié: (2026)