:: Library Catalog

Cover Image

Saved in:

Bibliographic Details
Main Authors:	Panayi, Luke, Gandhi, Rohan, Whittaker, Jim, Chouliaras, Vassilios, Berger, Martin, Kelly, Paul
Format:	Preprint
Published:	2024
Subjects:	Programming Languages Hardware Architecture B.0; B.8; C.1
Online Access:	https://arxiv.org/abs/2403.08056
Tags:	Add Tag No Tags, Be the first to tag this record!

Similar Items

PG-MDP: Profile-Guided Memory Dependence Prediction for Area-Constrained Cores
by: Panayi, Luke, et al.
Published: (2026)

Re-thinking Memory-Bound Limitations in CGRAs
by: Liu, Xiangfeng, et al.
Published: (2025)

A Hardware-Based Multi-Stage Dynamic Power Management Architecture for Autonomous Low-Light Operation
by: Kouzinopoulos, Charalampos S., et al.
Published: (2026)

MANTIS: A Mixed-Signal Near-Sensor Convolutional Imager SoC Using Charge-Domain 4b-Weighted 5-to-84-TOPS/W MAC Operations for Feature Extraction and Region-of-Interest Detection
by: Lefebvre, Martin, et al.
Published: (2024)

A 2.5-nA Area-Efficient Temperature-Independent 176-/82-ppm/°C CMOS-Only Current Reference in 0.11-$μ$m Bulk and 22-nm FD-SOI
by: Lefebvre, Martin, et al.
Published: (2024)

A nA-Range Area-Efficient Sub-100-ppm/°C Peaking Current Reference Using Forward Body Biasing in 0.11-$μ$m Bulk and 22-nm FD-SOI
by: Lefebvre, Martin, et al.
Published: (2024)

A 1.1- / 0.9-nA Temperature-Independent 213- / 565-ppm/$^\circ$C Self-Biased CMOS-Only Current Reference in 65-nm Bulk and 22-nm FDSOI
by: Lefebvre, Martin, et al.
Published: (2023)

SpChar: Characterizing the Sparse Puzzle via Decision Trees
by: Sgherzi, Francesco, et al.
Published: (2023)

ROSGuard: A Bandwidth Regulation Mechanism for ROS2-based Applications
by: Puente, Jon Altonaga, et al.
Published: (2025)

Hourglass Sorting: A novel parallel sorting algorithm and its implementation
by: Bascones, Daniel, et al.
Published: (2025)

Weak Memory Demands Model-based Compiler Testing
by: Geeson, Luke
Published: (2024)

Compiler Testing With Relaxed Memory Models
by: Geeson, Luke, et al.
Published: (2023)

CMOS+X: Stacking Persistent Embedded Memories based on Oxide Transistors upon GPGPU Platforms
by: Waqar, Faaiq, et al.
Published: (2025)

RedMulE-FT: A Reconfigurable Fault-Tolerant Matrix Multiplication Engine
by: Wiese, Philip, et al.
Published: (2025)

HeTraX: Energy Efficient 3D Heterogeneous Manycore Architecture for Transformer Acceleration
by: Dhingra, Pratyush, et al.
Published: (2024)

An Event-Based Digital Compute-In-Memory Accelerator with Flexible Operand Resolution and Layer-Wise Weight/Output Stationarity
by: Chauvaux, Nicolas, et al.
Published: (2024)

Memory Access Vectors: Improving Sampling Fidelity for CPU Performance Simulations
by: Caculo, Sriyash, et al.
Published: (2025)

Static Communication Analysis for Hardware Design
by: Rosendahl, Mads, et al.
Published: (2025)

EStacker: Explaining Battery-Less IoT System Performance with Energy Stacks
by: Liedtke, Lukas, et al.
Published: (2025)

Trojan Playground: A Reinforcement Learning Framework for Hardware Trojan Insertion and Detection
by: Sarihi, Amin, et al.
Published: (2023)

FARe: Fault-Aware GNN Training on ReRAM-based PIM Accelerators
by: Dhingra, Pratyush, et al.
Published: (2024)

Silent Data Corruption by 10x Test Escapes Threatens Reliable Computing
by: Mitra, Subhasish, et al.
Published: (2025)

SR-NCL: an Area-/Energy-Efficient Resilient NCL Architecture Based on Selective Redundancy
by: Ziad, Hasnain A., et al.
Published: (2025)

Approximate Logic Synthesis Using BLASYS
by: Ma, Jingxiao, et al.
Published: (2025)

Resource Optimized Quantum Squaring Circuit
by: Sultana, Afrin, et al.
Published: (2024)

Integrating SystemC-AMS Power Modeling with a RISC-V ISS for Virtual Prototyping of Battery-operated Embedded Devices
by: Hamdi, Mohamed Amine, et al.
Published: (2024)

Anvil: A General-Purpose Timing-Safe Hardware Description Language
by: Yu, Jason Zhijingcheng, et al.
Published: (2025)

Design and implementation of a synchronous Hardware Performance Monitor for a RISC-V space-oriented processor
by: Arribas, Miguel Jiménez, et al.
Published: (2024)

basic_RV32s: An Open-Source Microarchitectural Roadmap for RISC-V RV32I
by: Kang, Hyun Woo, et al.
Published: (2025)

Streamlining SIMD ISA Extensions with Takum Arithmetic: A Case Study on Intel AVX10.2
by: Hunhold, Laslo
Published: (2025)

The Seeker's Dilemma: Realistic Formulation and Benchmarking for Hardware Trojan Detection
by: Sarihi, Amin, et al.
Published: (2024)

Hiding in Plain Sight: Reframing Hardware Trojan Benchmarking as a Hide&Seek Modification
by: Sarihi, Amin, et al.
Published: (2024)

TrojanForge: Generating Adversarial Hardware Trojan Examples Using Reinforcement Learning
by: Sarihi, Amin, et al.
Published: (2024)

Integer Representations in IEEE 754, Posit, and Takum Arithmetics
by: Hunhold, Laslo
Published: (2024)

Co-Design of Memory-Storage Systems for Workload Awareness with Interpretable Models
by: Sarkar, Jay, et al.
Published: (2026)

Chameleon: A MatMul-Free Temporal Convolutional Network Accelerator for End-to-End Few-Shot and Continual Learning from Sequential Data
by: Blanken, Douwe den, et al.
Published: (2025)

Application-Driven Exascale: The JUPITER Benchmark Suite
by: Herten, Andreas, et al.
Published: (2024)

SPEC CPU: The Next Generation
by: Madhav, Mahesh, et al.
Published: (2026)

RowHammer Vulnerability Counter (RVC): Redefining RowHammer Detection with Victim-Centric Tracking
by: Jain, Lavi, et al.
Published: (2026)

Optimal Software Pipelining and Warp Specialization for Tensor Core GPUs
by: Soi, Rupanshu, et al.
Published: (2025)