Copertina

Analytical Heterogeneous Die-to-Die 3D Placement with Macros

Fuente: arXiv

Salvato in:

Dettagli Bibliografici
Autori principali:	Zhao, Yuxuan, Liao, Peiyu, Liu, Siting, Jiang, Jiaxi, Lin, Yibo, Yu, Bei
Natura:	Preprint
Pubblicazione:	2024
Soggetti:	Hardware Architecture
Accesso online:	Acceder al recurso
Tags:	Aggiungi Tag Nessun Tag, puoi essere il primo ad aggiungerne!!

Documenti analoghi

LEAPS: Topological-Layout-Adaptable Multi-Die FPGA Placement for Super Long Line Minimization
di: Di, Zhixiong, et al.
Pubblicazione: (2023)

DAS-MP: Enabling High-Quality Macro Placement with Enhanced Dataflow Awareness
di: Zhao, Xiaotian, et al.
Pubblicazione: (2025)

Learnable Sparsification of Die-to-Die Communication via Spike-Based Encoding
di: Nardone, Joshua, et al.
Pubblicazione: (2025)

3D-Carbon: An Analytical Carbon Modeling Tool for 3D and 2.5D Integrated Circuits
di: Zhao, Yujie, et al.
Pubblicazione: (2023)

Critical Path Aware Timing-Driven Global Placement for Large-Scale Heterogeneous FPGAs
di: Jiang, He, et al.
Pubblicazione: (2025)

A Systematic Approach for Multi-objective Double-side Clock Tree Synthesis
di: Jiang, Xun, et al.
Pubblicazione: (2025)

Non-Overlapping Placement of Macro Cells based on Reinforcement Learning in Chip Design
di: Yu, Tao, et al.
Pubblicazione: (2024)

An Event-Driven Spiking Compute-In-Memory Macro based on SOT-MRAM
di: Yu, Deyang, et al.
Pubblicazione: (2025)

Interconnect-Aware Logic Resynthesis for Multi-Die FPGAs
di: Wang, Xiaoke, et al.
Pubblicazione: (2026)

DreamRAM: A Fine-Grained Configurable Design Space Modeling Tool for Custom 3D Die-Stacked DRAM
di: Cai, Victor, et al.
Pubblicazione: (2025)

Fleet: Hierarchical Task-based Abstraction for Megakernels on Multi-Die GPUs
di: Chowdhary, Sangeeta, et al.
Pubblicazione: (2026)

Escaping Flatland: A Placement Flow for Enabling 3D FPGAs
di: Hao, Cong, et al.
Pubblicazione: (2026)

A3D-MoE: Acceleration of Large Language Models with Mixture of Experts via 3D Heterogeneous Integration
di: Huang, Wei-Hsing, et al.
Pubblicazione: (2025)

GAP-LA: GPU-Accelerated Performance-Driven Layer Assignment
di: Zhao, Chunyuan, et al.
Pubblicazione: (2025)

ApproxPilot: A GNN-based Accelerator Approximation Framework
di: Zhang, Qing, et al.
Pubblicazione: (2024)

StreamGrid: Streaming Point Cloud Analytics via Compulsory Splitting and Deterministic Termination
di: Feng, Yu, et al.
Pubblicazione: (2025)

MEEK: Re-thinking Heterogeneous Parallel Error Detection Architecture for Real-World OoO Superscalar Processors
di: Jiang, Zhe, et al.
Pubblicazione: (2025)

A Review of Multiscale Thermal Modeling in Heterogeneous 3D ICs
di: Barua, Baibhari Priya, et al.
Pubblicazione: (2026)

VersaQ-3D: A Reconfigurable Accelerator Enabling Feed-Forward and Generalizable 3D Reconstruction via Versatile Quantization
di: Zhang, Yipu, et al.
Pubblicazione: (2026)

A Digital SRAM-Based Compute-In-Memory Macro for Weight-Stationary Dynamic Matrix Multiplication in Transformer Attention Score Computation
di: Yu, Jianyi, et al.
Pubblicazione: (2025)

A Reconfigurable Computing In-Memory Macro with Charge-sharing-based Weighted Accumulator
di: Yang, Junyi, et al.
Pubblicazione: (2026)

Instant-3D: Instant Neural Radiance Field Training Towards On-Device AR/VR 3D Reconstruction
di: Li, Sixu, et al.
Pubblicazione: (2023)

A 28nm 1.80Mb/mm2 Digital/Analog Hybrid SRAM-CIM Macro Using 2D-Weighted Capacitor Array for Complex Number Mac Operations
di: Konno, Shota, et al.
Pubblicazione: (2025)

PlaceIT: Placement-based Inter-Chiplet Interconnect Topologies
di: Iff, Patrick, et al.
Pubblicazione: (2025)

Cohet: A CXL-Driven Coherent Heterogeneous Computing Framework with Hardware-Calibrated Full-System Simulation
di: Wang, Yanjing, et al.
Pubblicazione: (2025)

Multi-Objective Optimization for Common-Centroid Placement of Analog Transistors
di: Maji, Supriyo, et al.
Pubblicazione: (2024)

Accelerating Electrostatics-based Global Placement with Enhanced FFT Computation
di: Zhang, Hangyu, et al.
Pubblicazione: (2025)

A$^3$PIM: An Automated, Analytic and Accurate Processing-in-Memory Offloader
di: Jiang, Qingcai, et al.
Pubblicazione: (2024)

Accelerating LLM Inference via Dynamic KV Cache Placement in Heterogeneous Memory System
di: Fang, Yunhua, et al.
Pubblicazione: (2025)

Wit-HW: Bug Localization in Hardware Design Code via Witness Test Case Generation
di: Ma, Ruiyang, et al.
Pubblicazione: (2025)

A 33.6-136.2 TOPS/W Nonlinear Analog Computing-In-Memory Macro for Multi-bit LSTM Accelerator in 65 nm CMOS
di: Yang, Junyi, et al.
Pubblicazione: (2025)

A Novel HDL Code Generator for Effectively Testing FPGA Logic Synthesis Compilers
di: Xu, Zhihao, et al.
Pubblicazione: (2024)

The Survey of Chiplet-based Integrated Architecture: An EDA perspective
di: Chen, Shixin, et al.
Pubblicazione: (2024)

Timing-driven Approximate Logic Synthesis Based on Double-chase Grey Wolf Optimizer
di: Hu, Xiangfei, et al.
Pubblicazione: (2024)

PipeRTL: Timing-Aware Pipeline Optimization at IR-Level for RTL Generation
di: Yin, Shuo, et al.
Pubblicazione: (2026)

The False Dawn: Reevaluating Google's Reinforcement Learning for Chip Macro Placement
di: Markov, Igor L.
Pubblicazione: (2023)

Nebula: Enable City-Scale 3D Gaussian Splatting in Virtual Reality via Collaborative Rendering and Accelerated Stereo Rasterization
di: Zhu, He, et al.
Pubblicazione: (2025)

Theseus: Exploring Efficient Wafer-Scale Chip Design for Large Language Models
di: Zhu, Jingchen, et al.
Pubblicazione: (2024)

LayoutCopilot: An LLM-powered Multi-agent Collaborative Framework for Interactive Analog Layout Design
di: Liu, Bingyang, et al.
Pubblicazione: (2024)

Designing Reconfigurable Interconnection Network of Heterogeneous Chiplets Using Kalman Filter
di: Biglari, Siamak, et al.
Pubblicazione: (2024)