Cover Image

SF-MMCN: Low-Power Sever Flow Multi-Mode Diffusion Model Accelerator

Fuente: arXiv

Saved in:

Bibliographic Details
Main Authors:	Hsu, Huan-Ke, Wey, I-Chyn, Teo, T. Hui
Format:	Preprint
Published:	2024
Subjects:	Hardware Architecture Computer Vision and Pattern Recognition
Online Access:	Acceder al recurso
Tags:	Add Tag No Tags, Be the first to tag this record!

Similar Items

From English to ASIC: Hardware Implementation with Large Language Model
by: Goh, Emil, et al.
Published: (2024)

hARMS: A Hardware Acceleration Architecture for Real-Time Event-Based Optical Flow
by: Stumpp, Daniel C., et al.
Published: (2021)

ORBIS: Output-Guided Token Reduction with Distribution-Aware Matching for Video Diffusion Acceleration
by: Lee, Hangyeol, et al.
Published: (2026)

Vision Transformers on the Edge: A Comprehensive Survey of Model Compression and Acceleration Strategies
by: Saha, Shaibal, et al.
Published: (2025)

Ditto: Accelerating Diffusion Model via Temporal Value Similarity
by: Kim, Sungbin, et al.
Published: (2025)

A Parameterizable Convolution Accelerator for Embedded Deep Learning Applications
by: Mousouliotis, Panagiotis, et al.
Published: (2026)

Primitive-Driven Acceleration of Hyperdimensional Computing for Real-Time Image Classification
by: Parikh, Dhruv, et al.
Published: (2026)

MVQ:Towards Efficient DNN Compression and Acceleration with Masked Vector Quantization
by: Li, Shuaiting, et al.
Published: (2024)

TIMERIPPLE: Accelerating vDiTs by Understanding the Spatio-Temporal Correlations in Latent Space
by: Miao, Wenxuan, et al.
Published: (2025)

DPU or GPU for Accelerating Neural Networks Inference -- Why not both? Split CNN Inference
by: Oztas, Ali Emre, et al.
Published: (2026)

Neo: Real-Time On-Device 3D Gaussian Splatting with Reuse-and-Update Sorting Acceleration
by: Oh, Changhun, et al.
Published: (2025)

SpNeRF: Memory Efficient Sparse Volumetric Neural Rendering Accelerator for Edge Devices
by: Zhang, Yipu, et al.
Published: (2025)

Accelerating AI and Computer Vision for Satellite Pose Estimation on the Intel Myriad X Embedded SoC
by: Leon, Vasileios, et al.
Published: (2024)

FG-Attn: Leveraging Fine-Grained Sparsity In Diffusion Transformers
by: Durvasula, Sankeerth, et al.
Published: (2025)

GS-TG: 3D Gaussian Splatting Accelerator with Tile Grouping for Reducing Redundant Sorting while Preserving Rasterization Efficiency
by: Jo, Joongho, et al.
Published: (2025)

Hardware-Algorithm Co-Optimization of Early-Exit Neural Networks for Multi-Core Edge Accelerators
by: Zniber, Alaa, et al.
Published: (2025)

AppSign: Multi-level Approximate Computing for Real-Time Traffic Sign Recognition in Autonomous Vehicles
by: Omidian, Fatemeh, et al.
Published: (2024)

TinyIceNet: Low-Power SAR Sea Ice Segmentation for On-Board FPGA Inference
by: Koutayni, Mhd Rashed Al, et al.
Published: (2026)

CDM-QTA: Quantized Training Acceleration for Efficient LoRA Fine-Tuning of Diffusion Model
by: Lu, Jinming, et al.
Published: (2025)

Uni-Render: A Unified Accelerator for Real-Time Rendering Across Diverse Neural Renderers
by: Li, Chaojian, et al.
Published: (2025)

SQ-DM: Accelerating Diffusion Models with Aggressive Quantization and Temporal Sparsity
by: Fan, Zichen, et al.
Published: (2025)

ViTCoD: Vision Transformer Acceleration via Dedicated Algorithm and Accelerator Co-Design
by: You, Haoran, et al.
Published: (2022)

DPD-NeuralEngine: A 22-nm 6.6-TOPS/W/mm$^2$ Recurrent Neural Network Accelerator for Wideband Power Amplifier Digital Pre-Distortion
by: Li, Ang, et al.
Published: (2024)

Evolving Layer-Specific Scalar Functions for Hardware-Aware Transformer Adaptation
by: Carrigg, Kieran, et al.
Published: (2026)

Co-designing a Sub-millisecond Latency Event-based Eye Tracking System with Submanifold Sparse CNN
by: Zhang, Baoheng, et al.
Published: (2024)

Vision Transformer Computation and Resilience for Dynamic Inference
by: Sreedhar, Kavya, et al.
Published: (2022)

Identifying Unnecessary 3D Gaussians using Clustering for Fast Rendering of 3D Gaussian Splatting
by: Jo, Joongho, et al.
Published: (2024)

Real-Time Object Detection and Classification using YOLO for Edge FPGAs
by: Amin, Rashed Al, et al.
Published: (2025)

Gen-NeRF: Efficient and Generalizable Neural Radiance Fields via Algorithm-Hardware Co-Design
by: Fu, Yonggan, et al.
Published: (2023)

SteROI-D: System Design and Mapping for Stereo Depth Inference on Regions of Interest
by: Erhardt, Jack, et al.
Published: (2025)

Using GUI Agent for Electronic Design Automation
by: Li, Chunyi, et al.
Published: (2025)

Efficient stereo matching on embedded GPUs with zero-means cross correlation
by: Chang, Qiong, et al.
Published: (2022)

Dedicated Inference Engine and Binary-Weight Neural Networks for Lightweight Instance Segmentation
by: Chen, Tse-Wei, et al.
Published: (2025)

BILLNET: A Binarized Conv3D-LSTM Network with Logic-gated residual architecture for hardware-efficient video inference
by: Nguyen, Van Thien, et al.
Published: (2025)

LoRA-Edge: Tensor-Train-Assisted LoRA for Practical CNN Fine-Tuning on Edge Devices
by: Kwak, Hyunseok, et al.
Published: (2025)

On-Orbit Real-Time Wildfire Detection Under On-Board Constraints
by: Rötzer, Matthias, et al.
Published: (2026)

CAMO: Correlation-Aware Mask Optimization with Modulated Reinforcement Learning
by: Liang, Xiaoxiao, et al.
Published: (2024)

Stella Nera: A Differentiable Maddness-Based Hardware Accelerator for Efficient Approximate Matrix Multiplication
by: Schönleber, Jannis, et al.
Published: (2023)

HARFLOW3D: A Latency-Oriented 3D-CNN Accelerator Toolflow for HAR on FPGA Devices
by: Toupas, Petros, et al.
Published: (2023)

NeuralFuse: Learning to Recover the Accuracy of Access-Limited Neural Network Inference in Low-Voltage Regimes
by: Sun, Hao-Lun, et al.
Published: (2023)