Data is all you need: Finetuning LLMs for Chip Design via an Automated design-data augmentation framework

Documenti analoghi

• ChipGPT: How far are we from natural language hardware design
  di: Chang, Kaiyan, et al.
  Pubblicazione: (2023)
• Natural language is not enough: Benchmarking multi-modal generative AI for Verilog generation
  di: Chang, Kaiyan, et al.
  Pubblicazione: (2024)
• ChipSeek: Optimizing Verilog Generation via EDA-Integrated Reinforcement Learning
  di: Chen, Zhirong, et al.
  Pubblicazione: (2025)
• LLMulator: Generalizable Cost Modeling for Dataflow Accelerators with Input-Adaptive Control Flow
  di: Chang, Kaiyan, et al.
  Pubblicazione: (2025)
• From Buffers to Registers: Unlocking Fine-Grained FlashAttention with Hybrid-Bonded 3D NPU Co-Design
  di: Yu, Jinxin, et al.
  Pubblicazione: (2026)