Copertina

HCiM: ADC-Less Hybrid Analog-Digital Compute in Memory Accelerator for Deep Learning Workloads

Fuente: arXiv

Salvato in:

Dettagli Bibliografici
Autori principali:	Negi, Shubham, Saxena, Utkarsh, Sharma, Deepika, Roy, Kaushik
Natura:	Preprint
Pubblicazione:	2024
Soggetti:	Hardware Architecture
Accesso online:	Acceder al recurso
Tags:	Aggiungi Tag Nessun Tag, puoi essere il primo ad aggiungerne!!

Documenti analoghi

SpiDR: A Reconfigurable Digital Compute-in-Memory Spiking Neural Network Accelerator for Event-based Perception
di: Sharma, Deepika, et al.
Pubblicazione: (2024)

HALO: Memory-Centric Heterogeneous Accelerator with 2.5D Integration for Low-Batch LLM Inference
di: Negi, Shubham, et al.
Pubblicazione: (2025)

Hardware-Software Co-Design for Accelerating Transformer Inference Leveraging Compute-in-Memory
di: Kim, Dong Eun, et al.
Pubblicazione: (2025)

Design of a 6-bit Threshold Inverter Quantization (TIQ) Flash Analog to Digital Converter (ADC)
di: Sarkar, Noyon Kumar, et al.
Pubblicazione: (2025)

Modeling Analog-Digital-Converter Energy and Area for Compute-In-Memory Accelerator Design
di: Andrulis, Tanner, et al.
Pubblicazione: (2024)

Investigating Energy Bounds of Analog Compute-in-Memory with Local Normalization
di: Rojkov, Brian, et al.
Pubblicazione: (2026)

In-Memory ADC-Based Nonlinear Activation Quantization for Efficient In-Memory Computing
di: Dong, Shuai, et al.
Pubblicazione: (2026)

Xpikeformer: Hybrid Analog-Digital Hardware Acceleration for Spiking Transformers
di: Song, Zihang, et al.
Pubblicazione: (2024)

In-Pipeline Integration of Digital In-Memory-Computing into RISC-V Vector Architecture to Accelerate Deep Learning
di: Spagnolo, Tommaso, et al.
Pubblicazione: (2026)

Compute SNR-Optimal Analog-to-Digital Converters for Analog In-Memory Computing
di: Kavishwar, Mihir, et al.
Pubblicazione: (2025)

An Analog and Digital Hybrid Attention Accelerator for Transformers with Charge-based In-memory Computing
di: Moradifirouzabadi, Ashkan, et al.
Pubblicazione: (2024)

SafeCiM: Investigating Resilience of Hybrid Floating-Point Compute-in-Memory Deep Learning Accelerators
di: Bhattacharya, Swastik, et al.
Pubblicazione: (2025)

Approximate ADCs for In-Memory Computing
di: Ghosh, Arkapravo, et al.
Pubblicazione: (2024)

COMET: A Framework for Modeling Compound Operation Dataflows with Explicit Collectives
di: Negi, Shubham, et al.
Pubblicazione: (2025)

Messaging-based Adaptive Vector Computing (MAVeC) Accelerator for AI Workloads
di: Chowdhury, Md. Rownak Hossain, et al.
Pubblicazione: (2024)

A Hybrid-Domain Floating-Point Compute-in-Memory Architecture for Efficient Acceleration of High-Precision Deep Neural Networks
di: Yi, Zhiqiang, et al.
Pubblicazione: (2025)

The Data Conversion Bottleneck in Analog Computing Accelerators
di: Meech, James T., et al.
Pubblicazione: (2023)

LIMCA: LLM for Automating Analog In-Memory Computing Architecture Design Exploration
di: Vungarala, Deepak, et al.
Pubblicazione: (2025)

3D-TrIM: A Memory-Efficient Spatial Computing Architecture for Convolution Workloads
di: Sestito, Cristian, et al.
Pubblicazione: (2025)

Special Session: Sustainable Deployment of Deep Neural Networks on Non-Volatile Compute-in-Memory Accelerators
di: Qin, Yifan, et al.
Pubblicazione: (2025)

A 33.6-136.2 TOPS/W Nonlinear Analog Computing-In-Memory Macro for Multi-bit LSTM Accelerator in 65 nm CMOS
di: Yang, Junyi, et al.
Pubblicazione: (2025)

WWW: What, When, Where to Compute-in-Memory
di: Sharma, Tanvi, et al.
Pubblicazione: (2023)

AnalogNAS-Bench: A NAS Benchmark for Analog In-Memory Computing
di: Bessalah, Aniss, et al.
Pubblicazione: (2025)

Allspark: Workload Orchestration for Visual Transformers on Processing In-Memory Systems
di: Ge, Mengke, et al.
Pubblicazione: (2024)

ADS-IMC: Accelerating Data Sorting with In-Memory Computation
di: Dhakad, Narendra Singh, et al.
Pubblicazione: (2026)

Kernel Approximation using Analog In-Memory Computing
di: Büchel, Julian, et al.
Pubblicazione: (2024)

Communication Characterization of AI Workloads for Large-scale Multi-chiplet Accelerators
di: Musavi, Mariam, et al.
Pubblicazione: (2024)

CiMBA: Accelerating Genome Sequencing through On-Device Basecalling via Compute-in-Memory
di: Simon, William Andrew, et al.
Pubblicazione: (2025)

PIM-GPT: A Hybrid Process-in-Memory Accelerator for Autoregressive Transformers
di: Wu, Yuting, et al.
Pubblicazione: (2023)

RACE-IT: A Reconfigurable Analog Computing Engine for In-Memory Transformer Acceleration
di: Zhao, Lei, et al.
Pubblicazione: (2023)

Memory-Guided Unified Hardware Accelerator for Mixed-Precision Scientific Computing
di: Wang, Chuanzhen, et al.
Pubblicazione: (2026)

AccelCIM: Systematic Dataflow Exploration for SRAM Compute-in-Memory Accelerator
di: Xue, Chenhao, et al.
Pubblicazione: (2026)

Mapping Space Exploration for Multi-Chiplet Accelerators Targeting LLM Inference Serving Workloads
di: Li, Boyu, et al.
Pubblicazione: (2025)

A 65nm 8b-Activation 8b-Weight SRAM-Based Charge-Domain Computing-in-Memory Macro Using A Fully-Parallel Analog Adder Network and A Single-ADC Interface
di: Yin, Guodong, et al.
Pubblicazione: (2022)

MIREDO: MIP-Driven Resource-Efficient Dataflow Optimization for Computing-in-Memory Accelerator
di: He, Xiaolin, et al.
Pubblicazione: (2025)

CIMPool: Scalable Neural Network Acceleration for Compute-In-Memory using Weight Pools
di: Li, Shurui, et al.
Pubblicazione: (2025)

FusionCIM: Accelerating LLM Inference with Fusion-Driven Computing-in-Memory Architecture
di: Xuan, Zihao, et al.
Pubblicazione: (2026)

Workload-Aware Hardware Accelerator Mining for Distributed Deep Learning Training
di: Adnan, Muhammad, et al.
Pubblicazione: (2024)

Multi-Objective Hardware-Mapping Co-Optimisation for Multi-DNN Workloads on Chiplet-based Accelerators
di: Das, Abhijit, et al.
Pubblicazione: (2022)

SiTe CiM: Signed Ternary Computing-in-Memory for Ultra-Low Precision Deep Neural Networks
di: Thakuria, Niharika, et al.
Pubblicazione: (2024)