Cross-layer Modeling and Design of Content Addressable Memories in Advanced Technology Nodes for Similarity Search

Fuente: arXiv
Gespeichert in:
Bibliographische Detailangaben
Hauptverfasser: Narla, Siri, Kumar, Piyush, Adnaan, Mohammad, Naeemi, Azad
Format: Preprint
Veröffentlicht: 2024
Schlagworte:
Online-Zugang:
Tags: Tag hinzufügen
Keine Tags, Fügen Sie den ersten Tag hinzu!
_version_ 1866913634892906496
author Narla, Siri
Kumar, Piyush
Adnaan, Mohammad
Naeemi, Azad
author_facet Narla, Siri
Kumar, Piyush
Adnaan, Mohammad
Naeemi, Azad
contents In this paper we present a comprehensive design and benchmarking study of Content Addressable Memory (CAM) at the 7nm technology node in the context of similarity search applications. We design CAM cells based on SRAM, spin-orbit torque, and ferroelectric field effect transistor devices and from their layouts extract cell parasitics using state of the art EDA tools. These parasitics are used to develop SPICE netlists to model search operations. We use a CAM-based dataset search and a sequential recommendation system to highlight the application-level performance degradation due to interconnect parasitics. We propose and evaluate two solutions to mitigate interconnect effects.
format Preprint
id arxiv_https___arxiv_org_abs_2403_15328
institution arXiv
publishDate 2024
record_format arxiv
spellingShingle Cross-layer Modeling and Design of Content Addressable Memories in Advanced Technology Nodes for Similarity Search
Narla, Siri
Kumar, Piyush
Adnaan, Mohammad
Naeemi, Azad
Emerging Technologies
Hardware Architecture
In this paper we present a comprehensive design and benchmarking study of Content Addressable Memory (CAM) at the 7nm technology node in the context of similarity search applications. We design CAM cells based on SRAM, spin-orbit torque, and ferroelectric field effect transistor devices and from their layouts extract cell parasitics using state of the art EDA tools. These parasitics are used to develop SPICE netlists to model search operations. We use a CAM-based dataset search and a sequential recommendation system to highlight the application-level performance degradation due to interconnect parasitics. We propose and evaluate two solutions to mitigate interconnect effects.
title Cross-layer Modeling and Design of Content Addressable Memories in Advanced Technology Nodes for Similarity Search
topic Emerging Technologies
Hardware Architecture
url https://arxiv.org/abs/2403.15328