Imagen de Portada

Cross-layer Modeling and Design of Content Addressable Memories in Advanced Technology Nodes for Similarity Search

Fuente: arXiv

Guardado en:

Detalles Bibliográficos
Autores principales:	Narla, Siri, Kumar, Piyush, Adnaan, Mohammad, Naeemi, Azad
Formato:	Preprint
Publicado:	2024
Materias:	Emerging Technologies Hardware Architecture
Acceso en línea:	Acceder al recurso
Etiquetas:	Agregar Etiqueta Sin Etiquetas, Sea el primero en etiquetar este registro!

Ejemplares similares

A 5T-2MTJ STT-assisted Spin Orbit Torque based Ternary Content Addressable Memory for Hardware Accelerators
por: Narla, Siri, et al.
Publicado: (2024)

Content Addressable Memory Design with Reference Resistor for Improved Search Resolution
por: Narla, Siri, et al.
Publicado: (2025)

RETENTION: Resource-Efficient Tree-Based Ensemble Model Acceleration with Content-Addressable Memory
por: Liao, Yi-Chun, et al.
Publicado: (2025)

Modeling and Simulation Frameworks for Processing-in-Memory Architectures
por: Aghaei, Mahdi, et al.
Publicado: (2025)

Fault Tolerant Design of IGZO-based Binary Search ADCs
por: Duarte, Paula Carolina Lozano, et al.
Publicado: (2026)

ReCross: Efficient Embedding Reduction Scheme for In-Memory Computing using ReRAM-Based Crossbar
por: Lai, Yu-Hong, et al.
Publicado: (2025)

XL-HD: Extended Learning in Hyperdimensional Computing via Deterministic Projections for In-Memory Accelerators
por: Moon, Sabrina Hassan, et al.
Publicado: (2026)

Device-Circuit Co-Design of Variation-Resilient Read and Write Drivers for Antiferromagnetic Tunnel Junction (AFMTJ) Memories
por: Choudhary, Yousuf, et al.
Publicado: (2026)

Antiferromagnetic Tunnel Junctions (AFMTJs) for In-Memory Computing: Modeling and Case Study
por: Choudhary, Yousuf, et al.
Publicado: (2026)

Computing High-Degree Polynomial Gradients in Memory
por: Bhattacharya, T., et al.
Publicado: (2024)

Design of a 64-bit SQRT-CSLA with Reduced Area and High-Speed Applications in Low Power VLSI Circuits
por: Pallavi, CH., et al.
Publicado: (2024)

FPIA: Field-Programmable Ising Arrays with In-Memory Computing
por: Hutchinson, George Higgins, et al.
Publicado: (2024)

Architectural and System Implications of CXL-enabled Tiered Memory
por: Yang, Yujie, et al.
Publicado: (2025)

All-in-Memory Stochastic Computing using ReRAM
por: de Lima, João Paulo C., et al.
Publicado: (2025)

Apparate: Evading Memory Hierarchy with GodSpeed Wireless-on-Chip
por: GS, Nitesh Narayana, et al.
Publicado: (2024)

MASIM: An Efficient Multi-Array Scheduler for In-Memory SIMD Computation
por: Qian, Xingyue, et al.
Publicado: (2024)

Count2Multiply: Reliable In-Memory High-Radix Counting
por: de Lima, João Paulo Cardoso, et al.
Publicado: (2024)

Bayes2IMC: In-Memory Computing for Bayesian Binary Neural Networks
por: Katti, Prabodh, et al.
Publicado: (2024)

Sensitivity-Aware Mixed-Precision Quantization for ReRAM-based Computing-in-Memory
por: Chen, Guan-Cheng, et al.
Publicado: (2025)

Towards Memory Specialization: A Case for Long-Term and Short-Term RAM
por: Li, Peijing, et al.
Publicado: (2025)

SMART-WRITE: Adaptive Learning-based Write Energy Optimization for Phase Change Memory
por: Desai, Mahek, et al.
Publicado: (2025)

CXLRAMSim v1.0: System-Level Exploration of CXL Memory Expander Cards
por: Pathak, Karan, et al.
Publicado: (2026)

Scalable Digital Compute-in-Memory Ising Machines for Robustness Verification of Binary Neural Networks
por: Vadlamani, Madhav, et al.
Publicado: (2026)

Stoch-IMC: A Bit-Parallel Stochastic In-Memory Computing Architecture Based on STT-MRAM
por: Hajisadeghi, Amir M., et al.
Publicado: (2024)

CXL-DMSim: A Full-System CXL Disaggregated Memory Simulator With Comprehensive Silicon Validation
por: Wang, Yanjing, et al.
Publicado: (2024)

A Novel 8T SRAM-Based In-Memory Computing Architecture for MAC-Derived Logical Functions
por: M, Amogh K, et al.
Publicado: (2025)

TetrisG-SDK: Efficient Convolutional Layer Mapping with Adaptive Windows and Grouped Convolutions for Fast In-Memory Computing
por: Dong, Ke, et al.
Publicado: (2026)

HAVEN: High-Bandwidth Flash Augmented Vector Engine for Large-Scale Approximate Nearest-Neighbor Search Acceleration
por: Hsu, Po-Kai, et al.
Publicado: (2026)

Opportunities and Challenges for 3D Systems and Their Design
por: Emma, Philip, et al.
Publicado: (2025)

SKYLIGHT: A Scalable Hundred-Channel 3D Photonic In-Memory Tensor Core Architecture for Real-time AI Inference
por: Zhang, Meng, et al.
Publicado: (2026)

H3PIMAP: A Heterogeneity-Aware Multi-Objective DNN Mapping Framework on Electronic-Photonic Processing-in-Memory Architectures
por: Yin, Ziang, et al.
Publicado: (2025)

Fast and low energy approximate full adder based on FELIX logic
por: Fatemieh, Seyed Erfan, et al.
Publicado: (2025)

Single-Cell Universal Logic-in-Memory Using 2T-nC FeRAM: An Area and Energy-Efficient Approach for Bulk Bitwise Computation
por: Biswas, Rudra, et al.
Publicado: (2025)

A Reconfigurable Time-Domain In-Memory Computing Macro using FeFET-Based CAM with Multilevel Delay Calibration in 28 nm CMOS
por: Mattar, Jeries, et al.
Publicado: (2025)

Novel Efficient Scalable QCA XOR and Full Adder Designs
por: Safaiezadeh, Behrouz, et al.
Publicado: (2023)

LAAG-RV: LLM Assisted Assertion Generation for RTL Design Verification
por: Maddala, Karthik, et al.
Publicado: (2024)

Sequencing on Silicon: AI SoC Design for Mobile Genomics at the Edge
por: Magierowski, Sebastian, et al.
Publicado: (2025)

PICO-RAM: A PVT-Insensitive Analog Compute-In-Memory SRAM Macro with In-Situ Multi-Bit Charge Computing and 6T Thin-Cell-Compatible Layout
por: Chen, Zhiyu, et al.
Publicado: (2024)

Power-Area Efficient Serial IMPLY-based 4:2 Compressor Applied in Data-Intensive Applications
por: Bagheralmoosavi, Bahareh, et al.
Publicado: (2024)

CrossNAS: A Cross-Layer Neural Architecture Search Framework for PIM Systems
por: Amin, Md Hasibul, et al.
Publicado: (2025)