Annotating Slack Directly on Your Verilog: Fine-Grained RTL Timing Evaluation for Early Optimization

Fuente: arXiv
Saved in:
Bibliographic Details
Main Authors: Fang, Wenji, Liu, Shang, Zhang, Hongce, Xie, Zhiyao
Format: Preprint
Published: 2024
Subjects:
Online Access:
Tags: Add Tag
No Tags, Be the first to tag this record!