Cover Image

Four Formal Models of IEEE 1394 Link Layer

Fuente: arXiv

Saved in:

Bibliographic Details
Main Authors:	Garavel, Hubert, Luttik, Bas
Format:	Preprint
Published:	2024
Subjects:	Logic in Computer Science Hardware Architecture Programming Languages
Online Access:	Acceder al recurso
Tags:	Add Tag No Tags, Be the first to tag this record!

Similar Items

Guidelines for Producing Concise LNT Models, Illustrated with Formal Models of the Algorand Consensus Protocol
by: Garavel, Hubert
Published: (2026)

täkōFormal: Enabling Robust Software for Programmable Memory Hierarchies (Extended Version)
by: Srinivasan, Pranav, et al.
Published: (2026)

Formal that "Floats" High: Formal Verification of Floating Point Arithmetic
by: Mohanty, Hansa, et al.
Published: (2025)

From Language to Logic: Bridging LLMs & Formal Representations for RTL Assertion Generation
by: Mashnoor, Nowfel, et al.
Published: (2026)

Efficiently Synthesizing Lowest Cost Rewrite Rules for Instruction Selection
by: Daly, Ross, et al.
Published: (2024)

Certificate-Aware Property-Directed Reachability
by: Ferdowsi, Arman, et al.
Published: (2026)

Efficient Solving for Dynamic Data Structure Constraint Satisfaction Problem
by: Li, Nanbing, et al.
Published: (2026)

Generation of Compiler Backends from Formal Models of Hardware
by: Smith, Gus Henry
Published: (2024)

Transaction Level Hierarchy Guided and Functional Coverage Driven Deductive Formal Verification
by: Strauch, Tobias
Published: (2025)

TIUP: Effective Processor Verification with Tautology-Induced Universal Properties
by: Li, Yufeng, et al.
Published: (2024)

Hard Math -- Easy UVM: Pragmatic solutions for verifying hardware algorithms using UVM
by: Litterick, Mark, et al.
Published: (2024)

Towards Automated Verification of Logarithmic Arithmetic
by: Arnold, Mark G., et al.
Published: (2024)

AxOSyn: An Open-source Framework for Synthesizing Novel Approximate Arithmetic Operators
by: Sahoo, Siva Satyendra, et al.
Published: (2025)

Generative Logic: A New Computer Architecture for Deterministic Reasoning and Knowledge Generation
by: Sergeev, Nikolai
Published: (2025)

AssertCoder: LLM-Based Assertion Generation via Multimodal Specification Extraction
by: Tian, Enyuan, et al.
Published: (2025)

Design for Trust utilizing Rareness Reduction
by: Jayasena, Aruna, et al.
Published: (2023)

Linear Decomposition of the Majority Boolean Function using the Ones on Smaller Variables
by: Chattopadhyay, Anupam, et al.
Published: (2025)

SpecLoop: An Agentic RTL-to-Specification Framework with Formal Verification Feedback Loop
by: Chang, Fu-Chieh, et al.
Published: (2026)

NL2GDS: LLM-aided interface for Open Source Chip Design
by: Eland, Max, et al.
Published: (2026)

CODMAS: A Dialectic Multi-Agent Collaborative Framework for Structured RTL Optimization
by: Chang, Che-Ming, et al.
Published: (2026)

A2H-MAS: An Algorithm-to-HLS Multi-Agent System for Automated and Reliable FPGA Implementation
by: Lei, Jie, et al.
Published: (2025)

Ternary Memristive Logic: Hardware for Reasoning Realized via Domain Algebra
by: Li, Chao
Published: (2026)

Optimizing High-Level Synthesis Designs with Retrieval-Augmented Large Language Models
by: Xu, Haocheng, et al.
Published: (2024)

VRank: Enhancing Verilog Code Generation from Large Language Models via Self-Consistency
by: Zhao, Zhuorui, et al.
Published: (2025)

Register Aggregation for Hardware Decompilation
by: Rao, Varun, et al.
Published: (2024)

Relaxed exception semantics for Arm-A (extended version)
by: Simner, Ben, et al.
Published: (2024)

An Optimizing Framework on MLIR for Efficient FPGA-based Accelerator Generation
by: Zhang, Weichuang, et al.
Published: (2024)

There and Back Again: A Netlist's Tale with Much Egraphin'
by: Smith, Gus Henry, et al.
Published: (2024)

Scaling Program Synthesis Based Technology Mapping with Equality Saturation
by: Smith, Gus Henry, et al.
Published: (2024)

SSR: Spatial Sequential Hybrid Architecture for Latency Throughput Tradeoff in Transformer Acceleration
by: Zhuang, Jinming, et al.
Published: (2024)

E-Syn: E-Graph Rewriting with Technology-Aware Cost Functions for Logic Synthesis
by: Chen, Chen, et al.
Published: (2024)

Tywaves: A Typed Waveform Viewer for Chisel
by: Meloni, Raffaele, et al.
Published: (2024)

From CISC to RISC: language-model guided assembly transpilation
by: Heakl, Ahmed, et al.
Published: (2024)

Parameterized Hardware Design with Latency-Abstract Interfaces
by: Nigam, Rachit, et al.
Published: (2024)

FPGA Technology Mapping Using Sketch-Guided Program Synthesis
by: Smith, Gus Henry, et al.
Published: (2024)

VerilogMonkey: Exploring Parallel Scaling for Automated Verilog Code Generation with LLMs
by: Niu, Juxin, et al.
Published: (2025)

Zoozve: A Strip-Mining-Free RISC-V Vector Extension with Arbitrary Register Grouping Compilation Support (WIP)
by: Xu, Siyi, et al.
Published: (2025)

The Program Hypergraph: Multi-Way Relational Structure for Geometric Algebra, Spatial Compute, and Physics-Aware Compilation
by: Haynes, Houston
Published: (2026)

WaveCert: Translation Validation for Asynchronous Dataflow Programs via Dynamic Fractional Permissions
by: Lin, Zhengyao, et al.
Published: (2023)

HEC: Equivalence Verification Checking for Code Transformation via Equality Saturation
by: Yin, Jiaqi, et al.
Published: (2025)