Dataflow-Aware PIM-Enabled Manycore Architecture for Deep Learning Workloads
Fuente:
arXiv
Saved in:
| Main Authors: | Sharma, Harsh, Narang, Gaurav, Doppa, Janardhan Rao, Ogras, Umit, Pande, Partha Pratim |
|---|---|
| Format: | Preprint |
| Published: |
2024
|
| Subjects: | |
| Online Access: | |
| Tags: |
Add Tag
No Tags, Be the first to tag this record!
|
Similar Items
THERMOS: Thermally-Aware Multi-Objective Scheduling of AI Workloads on Heterogeneous Multi-Chiplet PIM Architectures
by: Kanani, Alish, et al.
Published: (2025)
by: Kanani, Alish, et al.
Published: (2025)
HePGA: A Heterogeneous Processing-in-Memory based GNN Training Accelerator
by: Ogbogu, Chukwufumnanya, et al.
Published: (2025)
by: Ogbogu, Chukwufumnanya, et al.
Published: (2025)
Designing High-Performance and Thermally Feasible Multi-Chiplet Architectures enabled by Non-bendable Glass Interposer
by: Sharma, Harsh, et al.
Published: (2025)
by: Sharma, Harsh, et al.
Published: (2025)
Atleus: Accelerating Transformers on the Edge Enabled by 3D Heterogeneous Manycore Architectures
by: Dhingra, Pratyush, et al.
Published: (2025)
by: Dhingra, Pratyush, et al.
Published: (2025)
A Heterogeneous Chiplet Architecture for Accelerating End-to-End Transformer Models
by: Sharma, Harsh, et al.
Published: (2023)
by: Sharma, Harsh, et al.
Published: (2023)
CHIPSIM: A Co-Simulation Framework for Deep Learning on Chiplet-Based Systems
by: Pfromm, Lukas, et al.
Published: (2025)
by: Pfromm, Lukas, et al.
Published: (2025)
HeTraX: Energy Efficient 3D Heterogeneous Manycore Architecture for Transformer Acceleration
by: Dhingra, Pratyush, et al.
Published: (2024)
by: Dhingra, Pratyush, et al.
Published: (2024)
MFIT: Multi-Fidelity Thermal Modeling for 2.5D and 3D Multi-Chiplet Architectures
by: Pfromm, Lukas, et al.
Published: (2024)
by: Pfromm, Lukas, et al.
Published: (2024)
FARe: Fault-Aware GNN Training on ReRAM-based PIM Accelerators
by: Dhingra, Pratyush, et al.
Published: (2024)
by: Dhingra, Pratyush, et al.
Published: (2024)
CrossNAS: A Cross-Layer Neural Architecture Search Framework for PIM Systems
by: Amin, Md Hasibul, et al.
Published: (2025)
by: Amin, Md Hasibul, et al.
Published: (2025)
Architecture-Level Modeling of Photonic Deep Neural Network Accelerators
by: Andrulis, Tanner, et al.
Published: (2024)
by: Andrulis, Tanner, et al.
Published: (2024)
Architectural and System Implications of CXL-enabled Tiered Memory
by: Yang, Yujie, et al.
Published: (2025)
by: Yang, Yujie, et al.
Published: (2025)
H3PIMAP: A Heterogeneity-Aware Multi-Objective DNN Mapping Framework on Electronic-Photonic Processing-in-Memory Architectures
by: Yin, Ziang, et al.
Published: (2025)
by: Yin, Ziang, et al.
Published: (2025)
CQ-CiM: Hardware-Aware Embedding Shaping for Robust CiM-Based Retrieval
by: Li, Xinzhao, et al.
Published: (2026)
by: Li, Xinzhao, et al.
Published: (2026)
Online Soft Error Tolerance in ReRAM Crossbars for Deep Learning Accelerators
by: Khezeli, Benyamin, et al.
Published: (2024)
by: Khezeli, Benyamin, et al.
Published: (2024)
Modeling and Simulation Frameworks for Processing-in-Memory Architectures
by: Aghaei, Mahdi, et al.
Published: (2025)
by: Aghaei, Mahdi, et al.
Published: (2025)
OISMA: On-the-fly In-memory Stochastic Multiplication Architecture for Matrix-Multiplication Workloads
by: Agwa, Shady, et al.
Published: (2025)
by: Agwa, Shady, et al.
Published: (2025)
Cognition Engines: A Row-Scale HVDC Architecture for Computational Continuity of AI
by: Churnock, Paul
Published: (2025)
by: Churnock, Paul
Published: (2025)
A Novel Low-Power Cache Architecture Based on 6-Transistor SRAM Cells
by: Dizabadi, Naser Khatti, et al.
Published: (2026)
by: Dizabadi, Naser Khatti, et al.
Published: (2026)
ARMAN: A Reconfigurable Monolithic 3D Accelerator Architecture for Convolutional Neural Networks
by: Sedaghatgoo, Ali, et al.
Published: (2024)
by: Sedaghatgoo, Ali, et al.
Published: (2024)
PEARL: Power- and Energy-Aware Multicore Intermittent Computing
by: Akhunov, Khakim, et al.
Published: (2025)
by: Akhunov, Khakim, et al.
Published: (2025)
Stoch-IMC: A Bit-Parallel Stochastic In-Memory Computing Architecture Based on STT-MRAM
by: Hajisadeghi, Amir M., et al.
Published: (2024)
by: Hajisadeghi, Amir M., et al.
Published: (2024)
A Novel 8T SRAM-Based In-Memory Computing Architecture for MAC-Derived Logical Functions
by: M, Amogh K, et al.
Published: (2025)
by: M, Amogh K, et al.
Published: (2025)
MPAI: A Co-Processing Architecture with MPSoC & AI Accelerators for Vision Applications in Space
by: Leon, Vasileios, et al.
Published: (2024)
by: Leon, Vasileios, et al.
Published: (2024)
Frequency as Aperture: Enabling Embeddable Near-Field Sensing for 6G Wireless Radios
by: Ho, Pin-Han, et al.
Published: (2026)
by: Ho, Pin-Han, et al.
Published: (2026)
Toward Digital Twins in 3D IC Packaging: A Critical Review of Physics, Data, and Hybrid Architectures
by: Datta, Gourab, et al.
Published: (2026)
by: Datta, Gourab, et al.
Published: (2026)
Sensitivity-Aware Mixed-Precision Quantization for ReRAM-based Computing-in-Memory
by: Chen, Guan-Cheng, et al.
Published: (2025)
by: Chen, Guan-Cheng, et al.
Published: (2025)
Enhancing Test Efficiency through Automated ATPG-Aware Lightweight Scan Instrumentation
by: Paria, Sudipta, et al.
Published: (2025)
by: Paria, Sudipta, et al.
Published: (2025)
SKYLIGHT: A Scalable Hundred-Channel 3D Photonic In-Memory Tensor Core Architecture for Real-time AI Inference
by: Zhang, Meng, et al.
Published: (2026)
by: Zhang, Meng, et al.
Published: (2026)
HEANA: A Hybrid Time-Amplitude Analog Optical Accelerator with Flexible Dataflows for Energy-Efficient CNN Inference
by: Vatsavai, Sairam Sri, et al.
Published: (2024)
by: Vatsavai, Sairam Sri, et al.
Published: (2024)
Through Silicon Via Aware Design Planning for Thermally Efficient 3-D Integrated Circuits
by: Chen, Yibo, et al.
Published: (2025)
by: Chen, Yibo, et al.
Published: (2025)
STAMP-2.5D: Structural and Thermal Aware Methodology for Placement in 2.5D Integration
by: Parekh, Varun Darshana, et al.
Published: (2025)
by: Parekh, Varun Darshana, et al.
Published: (2025)
SMART-WRITE: Adaptive Learning-based Write Energy Optimization for Phase Change Memory
by: Desai, Mahek, et al.
Published: (2025)
by: Desai, Mahek, et al.
Published: (2025)
XL-HD: Extended Learning in Hyperdimensional Computing via Deterministic Projections for In-Memory Accelerators
by: Moon, Sabrina Hassan, et al.
Published: (2026)
by: Moon, Sabrina Hassan, et al.
Published: (2026)
Look-Up Table based Neural Network Hardware
by: Sen, Ovishake, et al.
Published: (2024)
by: Sen, Ovishake, et al.
Published: (2024)
PIM-AI: A Novel Architecture for High-Efficiency LLM Inference
by: Ortega, Cristobal, et al.
Published: (2024)
by: Ortega, Cristobal, et al.
Published: (2024)
Trace-Based Reconstruction of Quantum Circuit Dataflow in Surface Codes
by: Trochatos, Theodoros, et al.
Published: (2025)
by: Trochatos, Theodoros, et al.
Published: (2025)
A Novel Thermal Network Model and Electro-Thermal Coupling Study for NSFETs and CFETs Considering Thermal Crosstalk
by: Miao, Tianci, et al.
Published: (2025)
by: Miao, Tianci, et al.
Published: (2025)
Length-Matching Routing for Programmable Photonic Circuits Using Best-First Strategy
by: Wang, Xiaoke, et al.
Published: (2025)
by: Wang, Xiaoke, et al.
Published: (2025)
PICO-RAM: A PVT-Insensitive Analog Compute-In-Memory SRAM Macro with In-Situ Multi-Bit Charge Computing and 6T Thin-Cell-Compatible Layout
by: Chen, Zhiyu, et al.
Published: (2024)
by: Chen, Zhiyu, et al.
Published: (2024)
Similar Items
-
THERMOS: Thermally-Aware Multi-Objective Scheduling of AI Workloads on Heterogeneous Multi-Chiplet PIM Architectures
by: Kanani, Alish, et al.
Published: (2025) -
HePGA: A Heterogeneous Processing-in-Memory based GNN Training Accelerator
by: Ogbogu, Chukwufumnanya, et al.
Published: (2025) -
Designing High-Performance and Thermally Feasible Multi-Chiplet Architectures enabled by Non-bendable Glass Interposer
by: Sharma, Harsh, et al.
Published: (2025) -
Atleus: Accelerating Transformers on the Edge Enabled by 3D Heterogeneous Manycore Architectures
by: Dhingra, Pratyush, et al.
Published: (2025) -
A Heterogeneous Chiplet Architecture for Accelerating End-to-End Transformer Models
by: Sharma, Harsh, et al.
Published: (2023)