:: Library Catalog

Image de couverture de livre

Enregistré dans:

Détails bibliographiques
Auteurs principaux:	Wang, Runxi, Han, Jun-Han, Stan, Mircea, Guo, Xinfei
Format:	Preprint
Publié:	2024
Sujets:	Hardware Architecture
Accès en ligne:	https://arxiv.org/abs/2403.20050
Tags:	Ajouter un tag Pas de tags, Soyez le premier à ajouter un tag!

Documents similaires

Cool-3D: An End-to-End Thermal-Aware Framework for Early-Phase Design Space Exploration of Microfluidic-Cooled 3DICs
par: Wang, Runxi, et autres
Publié: (2025)

Shift-Left Techniques in Electronic Design Automation: A Survey
par: Wu, Xinyue, et autres
Publié: (2025)

WISP: Image Segmentation-Based Whitespace Diagnosis for Optimal Rectilinear Floorplanning
par: Zhao, Xiaotian, et autres
Publié: (2025)

Extend IVerilog to Support Batch RTL Fault Simulation
par: Tang, Jiaping, et autres
Publié: (2025)

GSIM: Accelerating RTL Simulation for Large-Scale Designs
par: Chen, Lu, et autres
Publié: (2025)

ERASER: Efficient RTL FAult Simulation Framework with Trimmed Execution Redundancy
par: Tang, Jiaping, et autres
Publié: (2025)

Manticore: Hardware-Accelerated RTL Simulation with Static Bulk-Synchronous Parallelism
par: Emami, Mahyar, et autres
Publié: (2023)

DAS-MP: Enabling High-Quality Macro Placement with Enhanced Dataflow Awareness
par: Zhao, Xiaotian, et autres
Publié: (2025)

PipeRTL: Timing-Aware Pipeline Optimization at IR-Level for RTL Generation
par: Yin, Shuo, et autres
Publié: (2026)

LEGO: Spatial Accelerator Generation and Optimization for Tensor Applications
par: Lin, Yujun, et autres
Publié: (2025)

Think with Self-Decoupling and Self-Verification: Automated RTL Design with Backtrack-ToT
par: Chao, Zhiteng, et autres
Publié: (2025)

OpenLLM-RTL: Open Dataset and Benchmark for LLM-Aided Design RTL Generation
par: Liu, Shang, et autres
Publié: (2025)

Dr. RTL: Autonomous Agentic RTL Optimization through Tool-Grounded Self-Improvement
par: Fang, Wenji, et autres
Publié: (2026)

Spec2Assertion: Automatic Pre-RTL Assertion Generation using Large Language Models with Progressive Regularization
par: Wu, Fenghua, et autres
Publié: (2025)

FormalRTL: Verified RTL Synthesis at Scale
par: Li, Kezhi, et autres
Publié: (2026)

RTeAAL Sim: Using Tensor Algebra to Represent and Accelerate RTL Simulation (Extended Version)
par: Zhu, Yan, et autres
Publié: (2026)

FERIVer: An FPGA-assisted Emulated Framework for RTL Verification of RISC-V Processors
par: Qin, Kun, et autres
Publié: (2025)

UVLLM: An Automated Universal RTL Verification Framework using LLMs
par: Hu, Yuchen, et autres
Publié: (2024)

SmaRTLy: RTL Optimization with Logic Inferencing and Structural Rebuilding
par: Li, Chengxi, et autres
Publié: (2025)

OmniSim: Simulating Hardware with C Speed and RTL Accuracy for High-Level Synthesis Designs
par: Sarkar, Rishov, et autres
Publié: (2025)

ACE-RTL: When Agentic Context Evolution Meets RTL-Specialized LLMs
par: Deng, Chenhui, et autres
Publié: (2026)

RTL Verification for Secure Speculation Using Contract Shadow Logic
par: Tan, Qinhan, et autres
Publié: (2024)

ROVER: RTL Optimization via Verified E-Graph Rewriting
par: Coward, Samuel, et autres
Publié: (2024)

Nail: Not Another Fault-Injection Framework for Chisel-generated RTL
par: Sehm, Robin, et autres
Publié: (2025)

Extending Silicon Lifetime: A Review of Design Techniques for Reliable Integrated Circuits
par: Babu, Shaik Jani, et autres
Publié: (2025)

Parendi: Thousand-Way Parallel RTL Simulation
par: Emami, Mahyar, et autres
Publié: (2024)

RTL-Repo: A Benchmark for Evaluating LLMs on Large-Scale RTL Design Projects
par: Allam, Ahmed, et autres
Publié: (2024)

RTLFixer: Automatically Fixing RTL Syntax Errors with Large Language Models
par: Tsai, Yun-Da, et autres
Publié: (2023)

Analyzing the capabilities of HLS and RTL tools in the design of an FPGA Montgomery Multiplier
par: Ifrim, Rares, et autres
Publié: (2025)

Wrong Code, Right Structure: Learning Netlist Representations from Imperfect LLM-Generated RTL
par: Cai, Siyang, et autres
Publié: (2026)

MemorySim: An RTL-level, timing accurate simulator model for the Chisel ecosystem
par: Chaurasia, Ansh
Publié: (2025)

VeriRAG: A Retrieval-Augmented Framework for Automated RTL Testability Repair
par: Qi, Haomin, et autres
Publié: (2025)

ScaleRTL: Scaling LLMs with Reasoning Data and Test-Time Compute for Accurate RTL Code Generation
par: Deng, Chenhui, et autres
Publié: (2025)

Insights from Rights and Wrongs: A Large Language Model for Solving Assertion Failures in RTL Design
par: Zhou, Jie, et autres
Publié: (2025)

From Indiscriminate to Targeted: Efficient RTL Verification via Functionally Key Signal-Driven LLM Assertion Generation
par: Wang, Yonghao, et autres
Publié: (2026)

From RTL to Prompt Coding: Empowering the Next Generation of Chip Designers through LLMs
par: Krupp, Lukas, et autres
Publié: (2026)

Rhea: a Framework for Fast Design and Validation of RTL Cache-Coherent Memory Subsystems
par: Zoni, Davide, et autres
Publié: (2025)

RTL++: Graph-enhanced LLM for RTL Code Generation
par: Akyash, Mohammad, et autres
Publié: (2025)

PIMSIM-NN: An ISA-based Simulation Framework for Processing-in-Memory Accelerators
par: Wang, Xinyu, et autres
Publié: (2024)

Towards Efficient and Accurate Detection of On-Chip Fail-Slow Failures for Many-Core Accelerators
par: Wu, Junchi, et autres
Publié: (2025)