Imagen de Portada

An FPGA-Based Reconfigurable Accelerator for Convolution-Transformer Hybrid EfficientViT

Fuente: arXiv

Guardado en:

Detalles Bibliográficos
Autores principales:	Shao, Haikuo, Shi, Huihong, Mao, Wendong, Wang, Zhongfeng
Formato:	Preprint
Publicado:	2024
Materias:	Hardware Architecture Machine Learning
Acceso en línea:	Acceder al recurso
Etiquetas:	Agregar Etiqueta Sin Etiquetas, Sea el primero en etiquetar este registro!

Ejemplares similares

AccLLM: Accelerating Long-Context LLM Inference Via Algorithm-Hardware Co-Design
por: Liang, Yanbiao, et al.
Publicado: (2025)

M$^2$-ViT: Accelerating Hybrid Vision Transformers with Two-Level Mixed Quantization
por: Liang, Yanbiao, et al.
Publicado: (2024)

Efficient Arbitrary Precision Acceleration for Large Language Models on GPU Tensor Cores
por: Ma, Shaobo, et al.
Publicado: (2024)

An FPGA-Based Accelerator Enabling Efficient Support for CNNs with Arbitrary Kernel Sizes
por: Wang, Miaoxin, et al.
Publicado: (2024)

FastMamba: A High-Speed and Efficient Mamba Accelerator on FPGA with Accurate Quantization
por: Wang, Aotao, et al.
Publicado: (2025)

APT-LLM: Exploiting Arbitrary-Precision Tensor Core Computing for LLM Acceleration
por: Ma, Shaobo, et al.
Publicado: (2025)

An Efficient Sparse Hardware Accelerator for Spike-Driven Transformer
por: Li, Zhengke, et al.
Publicado: (2025)

ViTCoD: Vision Transformer Acceleration via Dedicated Algorithm and Accelerator Co-Design
por: You, Haoran, et al.
Publicado: (2022)

FPGA-based Acceleration for Convolutional Neural Networks: A Comprehensive Review
por: Jiang, Junye, et al.
Publicado: (2025)

A Cost-Efficient FPGA Implementation of Tiny Transformer Model using Neural ODE
por: Okubo, Ikumi, et al.
Publicado: (2024)

An Efficient Data Reuse with Tile-Based Adaptive Stationary for Transformer Accelerators
por: Li, Tseng-Jen, et al.
Publicado: (2025)

A Persistent-State Dataflow Accelerator for Memory-Bound Linear Attention Decode on FPGA
por: Gupta, Neelesh, et al.
Publicado: (2026)

Accelerating Transposed Convolutions on FPGA-based Edge Devices
por: Haris, Jude, et al.
Publicado: (2025)

Trio-ViT: Post-Training Quantization and Acceleration for Softmax-Free Efficient Vision Transformer
por: Shi, Huihong, et al.
Publicado: (2024)

Memory-Efficient FPGA Implementation of Stochastic Simulated Annealing
por: Shin, Duckgyu, et al.
Publicado: (2026)

An Analog and Digital Hybrid Attention Accelerator for Transformers with Charge-based In-memory Computing
por: Moradifirouzabadi, Ashkan, et al.
Publicado: (2024)

ITA: An Energy-Efficient Attention and Softmax Accelerator for Quantized Transformers
por: İslamoğlu, Gamze, et al.
Publicado: (2023)

Ultra Memory-Efficient On-FPGA Training of Transformers via Tensor-Compressed Optimization
por: Tian, Jiayi, et al.
Publicado: (2025)

Efficient FPGA Implementation of Time-Domain Popcount for Low-Complexity Machine Learning
por: Duan, Shengyu, et al.
Publicado: (2025)

FPGA Co-Design for Efficient N:M Sparse and Quantized Model Inference
por: Hsieh, Fen-Yu, et al.
Publicado: (2025)

GCoD: Graph Convolutional Network Acceleration via Dedicated Algorithm and Accelerator Co-Design
por: You, Haoran, et al.
Publicado: (2021)

Enabling Efficient Hardware Acceleration of Hybrid Vision Transformer (ViT) Networks at the Edge
por: Dumoulin, Joren, et al.
Publicado: (2025)

BETA: Binarized Energy-Efficient Transformer Accelerator at the Edge
por: Ji, Yuhao, et al.
Publicado: (2024)

A Precision-Scalable RISC-V DNN Processor with On-Device Learning Capability at the Extreme Edge
por: Huang, Longwei, et al.
Publicado: (2023)

RACE-IT: A Reconfigurable Analog Computing Engine for In-Memory Transformer Acceleration
por: Zhao, Lei, et al.
Publicado: (2023)

An FPGA-Based SoC Architecture with a RISC-V Controller for Energy-Efficient Temporal-Coding Spiking Neural Networks
por: Sekonji, Mohammad Javad, et al.
Publicado: (2026)

Anda: Unlocking Efficient LLM Inference with a Variable-Length Grouped Activation Data Format
por: Fang, Chao, et al.
Publicado: (2024)

TrainDeeploy: Hardware-Accelerated Parameter-Efficient Fine-Tuning of Small Transformer Models at the Extreme Edge
por: Wang, Run, et al.
Publicado: (2026)

Dynamic Tsetlin Machine Accelerators for On-Chip Training at the Edge using FPGAs
por: Mao, Gang, et al.
Publicado: (2025)

ProTEA: Programmable Transformer Encoder Acceleration on FPGA
por: Kabir, Ehsan, et al.
Publicado: (2024)

InstantFT: An FPGA-Based Runtime Subsecond Fine-tuning of CNN Models
por: Sugiura, Keisuke, et al.
Publicado: (2025)

DOSA: Differentiable Model-Based One-Loop Search for DNN Accelerators
por: Hong, Charles, et al.
Publicado: (2025)

CDM-QTA: Quantized Training Acceleration for Efficient LoRA Fine-Tuning of Diffusion Model
por: Lu, Jinming, et al.
Publicado: (2025)

Exploring FPGA designs for MX and beyond
por: Samson, Ebby, et al.
Publicado: (2024)

InTAR: Inter-Task Auto-Reconfigurable Accelerator Design for High Data Volume Variation in DNNs
por: He, Zifan, et al.
Publicado: (2025)

EPIM: Efficient Processing-In-Memory Accelerators based on Epitome
por: Wang, Chenyu, et al.
Publicado: (2023)

A Reconfigurable Framework for AI-FPGA Agent Integration and Acceleration
por: Yunusoglu, Aybars, et al.
Publicado: (2026)

Exploiting temporal parallelism for LSTM Autoencoder acceleration on FPGA
por: Leftheriotis, Aimilios, et al.
Publicado: (2026)

COBRA: Algorithm-Architecture Co-optimized Binary Transformer Accelerator for Edge Inference
por: Qiao, Ye, et al.
Publicado: (2025)

Designing Efficient LLM Accelerators for Edge Devices
por: Haris, Jude, et al.
Publicado: (2024)