Copertina

Inexactness and Correction of Floating-Point Reciprocal, Division and Square Root

Fuente: arXiv

Salvato in:

Dettagli Bibliografici
Autori principali:	Dutton, Lucas M., Anand, Christopher Kumar, Enenkel, Robert, Müller, Silvia Melitta
Natura:	Preprint
Pubblicazione:	2024
Soggetti:	Mathematical Software Hardware Architecture
Accesso online:	Acceder al recurso
Tags:	Aggiungi Tag Nessun Tag, puoi essere il primo ad aggiungerne!!

Documenti analoghi

Generalized Methodology for Determining Numerical Features of Hardware Floating-Point Matrix Multipliers: Part I
di: Khattak, Faizan A, et al.
Pubblicazione: (2025)

Hardware-Accelerated Algorithm for Complex Function Roots Density Graph Plotting
di: Tang, Ruibai, et al.
Pubblicazione: (2025)

A Hybrid Residue Floating Numerical Architecture for High Precision Arithmetic on FPGAs
di: Darvishi, Mostafa
Pubblicazione: (2025)

SARIS: Accelerating Stencil Computations on Energy-Efficient RISC-V Compute Clusters with Indirect Stream Registers
di: Scheffler, Paul, et al.
Pubblicazione: (2024)

DGEMM without FP64 Arithmetic - Using FP64 Emulation and FP8 Tensor Cores with Ozaki Scheme
di: Mukunoki, Daichi
Pubblicazione: (2025)

Mixed-precision finite element kernels and assembly: Rounding error analysis and hardware acceleration
di: Croci, M., et al.
Pubblicazione: (2024)

MATLAB Simulator of Level-Index Arithmetic
di: Mikaitis, Mantas
Pubblicazione: (2024)

Accurate Models of NVIDIA Tensor Cores
di: Khattak, Faizan A., et al.
Pubblicazione: (2025)

E2AFS: Energy-Efficient Approximate Floating Point Square Rooter for Error Tolerant Computing
di: Goyal, Prateek, et al.
Pubblicazione: (2026)

TimeFloats: Train-in-Memory with Time-Domain Floating-Point Scalar Products
di: Hashem, Maeesha Binte, et al.
Pubblicazione: (2024)

Toward Capturing Genetic Epistasis From Multivariate Genome-Wide Association Studies Using Mixed-Precision Kernel Ridge Regression
di: Ltaief, Hatem, et al.
Pubblicazione: (2024)

Evaluation of POSIT Arithmetic with Accelerators
di: Nakasato, Naohito, et al.
Pubblicazione: (2024)

Fast and energy-efficient derivatives risk analysis: Streaming option Greeks on Xilinx and Intel FPGAs
di: Klaisoongnoen, Mark, et al.
Pubblicazione: (2022)

A Vertically Integrated Framework for Templatized Chip Design
di: Kim, Jeongeun, et al.
Pubblicazione: (2025)

Fast Generation of Custom Floating-Point Spatial Filters on FPGAs
di: Campos, Nelson, et al.
Pubblicazione: (2024)

Online Alignment and Addition in Multi-Term Floating-Point Adders
di: Alexandridis, Kosmas, et al.
Pubblicazione: (2024)

Floating Point HUB Adder for RISC-V Sargantana Processor
di: Bandera, Gerardo, et al.
Pubblicazione: (2024)

The Argument for Meta-Modeling-Based Approaches to Hardware Generation Languages
di: Schreiner, Johannes, et al.
Pubblicazione: (2024)

MEIC: Re-thinking RTL Debug Automation using LLMs
di: Xu, Ke, et al.
Pubblicazione: (2024)

C2HLSC: Leveraging Large Language Models to Bridge the Software-to-Hardware Design Gap
di: Collini, Luca, et al.
Pubblicazione: (2024)

A Novel HDL Code Generator for Effectively Testing FPGA Logic Synthesis Compilers
di: Xu, Zhihao, et al.
Pubblicazione: (2024)

FLAG: Formal and LLM-assisted SVA Generation for Formal Specifications of On-Chip Communication Protocols
di: Shih, Yu-An, et al.
Pubblicazione: (2025)

ITHICA: Intra-Thread Instruction Checking Approach for Defect-Induced Silent Data Corruptions
di: Vavelidou, Ioanna, et al.
Pubblicazione: (2026)

Using LLMs to Facilitate Formal Verification of RTL
di: Orenes-Vera, Marcelo, et al.
Pubblicazione: (2023)

Offloading Data Center Tax
di: Revankar, Akshay, et al.
Pubblicazione: (2025)

EquivFusion: Unifying Hardware Equivalence Checking from Algorithms to Netlists via MLIR
di: Zhu, Jiaying, et al.
Pubblicazione: (2026)

UVMarvel: an Automated LLM-aided UVM Machine for Subsystem-level RTL Verification
di: Ye, Junhao, et al.
Pubblicazione: (2026)

AutoINV: Automated Invariant Generation Framework for Formal Verification on High-Level Synthesis Designs
di: Zhou, Xiaofeng, et al.
Pubblicazione: (2026)

Quantifying Uncertainty in FMEDA Safety Metrics: An Error Propagation Approach for Enhanced ASIC Verification
di: Armato, Antonino, et al.
Pubblicazione: (2026)

FormalRTL: Verified RTL Synthesis at Scale
di: Li, Kezhi, et al.
Pubblicazione: (2026)

Structural Mutation Based Differential Testing for FPGA Logic Synthesis Compilers
di: Xu, Zhihao, et al.
Pubblicazione: (2025)

Scalable Software Testing in Fast Virtual Platforms: Leveraging SystemC, QEMU and Containerization
di: Jünger, Lukas, et al.
Pubblicazione: (2025)

LeGend: A Data-Driven Framework for Lemma Generation in Hardware Model Checking
di: Miao, Mingkai, et al.
Pubblicazione: (2026)

An Open-Source Framework for Efficient Numerically-Tailored Computations
di: Ledoux, Louis, et al.
Pubblicazione: (2024)

VeriDebug: A Unified LLM for Verilog Debugging via Contrastive Embedding and Guided Correction
di: Wang, Ning, et al.
Pubblicazione: (2025)

Veri-Sure: A Contract-Aware Multi-Agent Framework with Temporal Tracing and Formal Verification for Correct RTL Code Generation
di: Liu, Jiale, et al.
Pubblicazione: (2026)

A Semi-Formal Verification Methodology for Efficient Configuration Coverage of Highly Configurable Digital Designs
di: Kumar, Aman, et al.
Pubblicazione: (2024)

Floating-Point Multiply-Add with Approximate Normalization for Low-Cost Matrix Engines
di: Alexandridis, Kosmas, et al.
Pubblicazione: (2024)

Converting Binary Floating-Point Numbers to Shortest Decimal Strings: An Experimental Review
di: Gareau, Jaël Champagne, et al.
Pubblicazione: (2026)

SafeCiM: Investigating Resilience of Hybrid Floating-Point Compute-in-Memory Deep Learning Accelerators
di: Bhattacharya, Swastik, et al.
Pubblicazione: (2025)