:: Library Catalog

Image de couverture de livre

Enregistré dans:

Détails bibliographiques
Auteurs principaux:	Luo, Zhishang, Hy, Truong Son, Tabaghi, Puoya, Koh, Donghyeon, Defferrard, Michael, Rezaei, Elahe, Carey, Ryan, Davis, Rhett, Jain, Rajeev, Wang, Yusu
Format:	Preprint
Publié:	2024
Sujets:	Machine Learning Hardware Architecture
Accès en ligne:	https://arxiv.org/abs/2404.00477
Tags:	Ajouter un tag Pas de tags, Soyez le premier à ajouter un tag!

Documents similaires

DiffPlace: A Conditional Diffusion Framework for Simultaneous VLSI Placement Beyond Sequential Paradigms
par: Trung, Kien Le, et autres
Publié: (2025)

Less is More: Hop-Wise Graph Attention for Scalable and Generalizable Learning on Circuits
par: Deng, Chenhui, et autres
Publié: (2024)

Masala-CHAI: A Large-Scale SPICE Netlist Dataset for Analog Circuits by Harnessing AI
par: Bhandari, Jitendra, et autres
Publié: (2024)

AXON: An Automated Netlist Optimization Framework for High-Speed Adders
par: Yang, Tiantian, et autres
Publié: (2026)

SPICEMixer - Netlist-Level Circuit Evolution
par: Uhlich, Stefan, et autres
Publié: (2025)

GenEDA: Towards Generative Netlist Functional Reasoning via Cross-Modal Circuit Encoder-Decoder Alignment
par: Fang, Wenji, et autres
Publié: (2025)

Aligning Netlist to Source Code using SynAlign
par: Garg, Sakshi, et autres
Publié: (2025)

There and Back Again: A Netlist's Tale with Much Egraphin'
par: Smith, Gus Henry, et autres
Publié: (2024)

SynFuzz: Leveraging Fuzzing of Netlist to Detect Synthesis Bugs
par: Saravanan, Raghul, et autres
Publié: (2025)

ATLAS: A Self-Supervised and Cross-Stage Netlist Power Model for Fine-Grained Time-Based Layout Power Analysis
par: Li, Wenkai, et autres
Publié: (2025)

Schemato -- An LLM for Netlist-to-Schematic Conversion
par: Matsuo, Ryoga, et autres
Publié: (2024)

EquivFusion: Unifying Hardware Equivalence Checking from Algorithms to Netlists via MLIR
par: Zhu, Jiaying, et autres
Publié: (2026)

ArtNet: Hierarchical Clustering-Based Artificial Netlist Generator for ML and DTCO Application
par: Kang, Andrew B. Kahng. Seokhyeong, et autres
Publié: (2025)

NetTAG: A Multimodal RTL-and-Layout-Aligned Netlist Foundation Model via Text-Attributed Graph
par: Fang, Wenji, et autres
Publié: (2025)

AMSnet-KG: A Netlist Dataset for LLM-based AMS Circuit Auto-Design Using Knowledge Graph RAG
par: Shi, Yichen, et autres
Publié: (2024)

CircuitFusion: Multimodal Circuit Representation Learning for Agile Chip Design
par: Fang, Wenji, et autres
Publié: (2025)

Wrong Code, Right Structure: Learning Netlist Representations from Imperfect LLM-Generated RTL
par: Cai, Siyang, et autres
Publié: (2026)

Image2Net: Datasets, Benchmark and Hybrid Framework to Convert Analog Circuit Diagrams into Netlists
par: Xu, Haohang, et autres
Publié: (2025)

Recurrent CircuitSAT Sampling for Sequential Circuits
par: Ardakani, Arash, et autres
Publié: (2025)

CPPL: A Circuit Prompt Programming Language
par: Yin, Shuo, et autres
Publié: (2026)

JugglePAC: A Pipelined Accumulation Circuit
par: Houraniah, Ahmad, et autres
Publié: (2023)

Designing Approximate Arithmetic Circuits with Combined Error Constraints
par: Češka, Milan, et autres
Publié: (2022)

Constant Depth Threshold Circuits For Exhaustive Epistasis Detection
par: Ribeiro, André, et autres
Publié: (2026)

A Review of SRAM-based Compute-in-Memory Circuits
par: Yoshioka, Kentaro, et autres
Publié: (2024)

Learning Ultrametric Trees for Optimal Transport Regression
par: Chen, Samantha, et autres
Publié: (2022)

REDACTOR: eFPGA Redaction for DNN Accelerator Security
par: Baddour, Yazan, et autres
Publié: (2025)

Soft Error Probability Estimation of Nano-scale Combinational Circuits
par: Jockar, Ali, et autres
Publié: (2025)

DEMOTIC: A Differentiable Sampler for Multi-Level Digital Circuits
par: Ardakani, Arash, et autres
Publié: (2025)

Symbolic Timing Analysis of Digital Circuits Using Analytic Delay Functions
par: Thaqi, Era, et autres
Publié: (2025)

AnalogGym: An Open and Practical Testing Suite for Analog Circuit Synthesis
par: Li, Jintao, et autres
Publié: (2024)

Signal Prediction for Digital Circuits by Sigmoidal Approximations using Neural Networks
par: Salzmann, Josef, et autres
Publié: (2024)

Python-based DSL for generating Verilog model of Synchronous Digital Circuits
par: Datar, Mandar, et autres
Publié: (2024)

Synthesis of Resource-Efficient Superconducting Circuits with Clock-Free Alternating Logic
par: Volk, Jennifer, et autres
Publié: (2024)

SRAM-PG: Power Delivery Network Benchmarks from SRAM Circuits
par: Shen, Shan, et autres
Publié: (2024)

Ultra Low-Power SDM-based Circuit-Switching for Networks-on-Chip
par: Zaeemi, Meysam, et autres
Publié: (2026)

High-Level Synthesis of Digital Circuits from Template Haskell and SDF-AP
par: Folmer, Hendrik, et autres
Publié: (2025)

CKTSO: High-Performance Parallel Sparse Linear Solver for General Circuit Simulations
par: Chen, Xiaoming
Publié: (2024)

OptGM: An Optimized Gate Merging Method to Mitigate NBTI in Digital Circuits
par: Hajisadeghi, Amir M., et autres
Publié: (2025)

Sequential Printed MLP Circuits for Super TinyML Multi-Sensory Applications
par: Saglam, Gurol, et autres
Publié: (2024)

AutoPDR: Circuit-Aware Solver Configuration Prediction for Hardware Model Checking
par: Hu, Guangyu, et autres
Publié: (2026)