Image de couverture de livre

RL-MUL 2.0: Multiplier Design Optimization with Parallel Deep Reinforcement Learning and Space Reduction

Fuente: arXiv

Enregistré dans:

Détails bibliographiques
Auteurs principaux:	Zuo, Dongsheng, Zhu, Jiadong, Ouyang, Yikang, Ma, Yuzhe
Format:	Preprint
Publié:	2024
Sujets:	Hardware Architecture Machine Learning
Accès en ligne:	Acceder al recurso
Tags:	Ajouter un tag Pas de tags, Soyez le premier à ajouter un tag!

Documents similaires

UFO-MAC: A Unified Framework for Optimization of High-Performance Multipliers and Multiply-Accumulators
par: Zuo, Dongsheng, et autres
Publié: (2024)

PrefixAgent: An LLM-Powered Design Framework for Efficient Prefix Adder Optimization
par: Zuo, Dongsheng, et autres
Publié: (2025)

Retrieve, Schedule, Reflect: LLM Agents for Chip QoR Optimization
par: ouyang, Yikang, et autres
Publié: (2026)

CuAsmRL: Optimizing GPU SASS Schedules via Deep Reinforcement Learning
par: He, Guoliang, et autres
Publié: (2025)

DOMAC: Differentiable Optimization for High-Speed Multipliers and Multiply-Accumulators
par: Xue, Chenhao, et autres
Publié: (2025)

Approximate Multiplier Induced Error Propagation in Deep Neural Networks
par: Alahakoon, A. M. H. H., et autres
Publié: (2025)

PICBench: Benchmarking LLMs for Photonic Integrated Circuits Design
par: Wu, Yuchao, et autres
Publié: (2025)

Explainable Fuzzy Neural Network with Multi-Fidelity Reinforcement Learning for Micro-Architecture Design Space Exploration
par: Fan, Hanwei, et autres
Publié: (2024)

E-Syn: E-Graph Rewriting with Technology-Aware Cost Functions for Logic Synthesis
par: Chen, Chen, et autres
Publié: (2024)

A Survey of Circuit Foundation Model: Foundation AI Models for VLSI Circuit Design and EDA
par: Fang, Wenji, et autres
Publié: (2025)

Leveraging Highly Approximated Multipliers in DNN Inference
par: Zervakis, Georgios, et autres
Publié: (2024)

IR-Aware ECO Timing Optimization Using Reinforcement Learning
par: Jiang, Wenjing, et autres
Publié: (2024)

DAISM: Digital Approximate In-SRAM Multiplier-based Accelerator for DNN Training and Inference
par: Sonnino, Lorenzo, et autres
Publié: (2023)

Small Logic-based Multipliers with Incomplete Sub-Multipliers for FPGAs
par: Böttcher, Andreas, et autres
Publié: (2024)

μRL: Discovering Transient Execution Vulnerabilities Using Reinforcement Learning
par: Tol, M. Caner, et autres
Publié: (2025)

AxMoE: Characterizing the Impact of Approximate Multipliers on Mixture-of-Experts DNN Architectures
par: Shende, Omkar B, et autres
Publié: (2026)

Polaris: Multi-Fidelity Design Space Exploration of Deep Learning Accelerators
par: Sakhuja, Chirag, et autres
Publié: (2024)

Automated Design and Optimization of Distributed Filtering Circuits via Reinforcement Learning
par: Gao, Peng, et autres
Publié: (2024)

DeepGate4: Efficient and Effective Representation Learning for Circuit Design at Scale
par: Zheng, Ziyang, et autres
Publié: (2025)

SwiftRL: Towards Efficient Reinforcement Learning on Real Processing-In-Memory Systems
par: Gogineni, Kailash, et autres
Publié: (2024)

Design of a Reformed Array Logic Binary Multiplier for High-Speed Computations
par: Mohammad, Sakib, et autres
Publié: (2024)

SoberDSE: Sample-Efficient Design Space Exploration via Learning-Based Algorithm Selection
par: Xu, Lei, et autres
Publié: (2026)

Intelligent4DSE: Optimizing High-Level Synthesis Design Space Exploration with Graph Neural Networks and Large Language Models
par: Xu, Lei, et autres
Publié: (2025)

CAMO: Correlation-Aware Mask Optimization with Modulated Reinforcement Learning
par: Liang, Xiaoxiao, et autres
Publié: (2024)

Chiplet-Gym: Optimizing Chiplet-based AI Accelerator Design with Reinforcement Learning
par: Mishty, Kaniz, et autres
Publié: (2024)

RLPlanner: Reinforcement Learning based Floorplanning for Chiplets with Fast Thermal Analysis
par: Duan, Yuanyuan, et autres
Publié: (2023)

MetaML-Pro: Cross-Stage Design Flow Automation for Efficient Deep Learning Acceleration
par: Que, Zhiqiang, et autres
Publié: (2025)

Deep Inverse Design for High-Level Synthesis
par: Chang, Ping, et autres
Publié: (2024)

AP-DRL: A Synergistic Algorithm-Hardware Framework for Automatic Task Partitioning of Deep Reinforcement Learning on Versal ACAP
par: Li, Enlai, et autres
Publié: (2026)

A Logic-Reuse Approach to Nibble-based Multiplier Design for Low Power Vector Computing
par: Chowdhury, Md Rownak Hossain, et autres
Publié: (2026)

Multiplier Design Addressing Area-Delay Trade-offs by using DSP and Logic resources on FPGAs
par: Böttcher, Andreas, et autres
Publié: (2024)

HERO: Hardware-Efficient RL-based Optimization Framework for NeRF Quantization
par: Zhang, Yipu, et autres
Publié: (2025)

Design Space Exploration of Approximate Computing Techniques with a Reinforcement Learning Approach
par: Saeedi, Sepide, et autres
Publié: (2023)

The Art of Beating the Odds with Predictor-Guided Random Design Space Exploration
par: Arnold, Felix, et autres
Publié: (2025)

DeepSeq2: Enhanced Sequential Circuit Learning with Disentangled Representations
par: Khan, Sadaf, et autres
Publié: (2024)

Efficient Multi-Cycle Folded Integer Multipliers
par: Houraniah, Ahmad, et autres
Publié: (2023)

RTLSeek: Boosting the LLM-Based RTL Generation with Multi-Stage Diversity-Oriented Reinforcement Learning
par: Zhang, Xinyu, et autres
Publié: (2026)

RoSE-Opt: Robust and Efficient Analog Circuit Parameter Optimization with Knowledge-infused Reinforcement Learning
par: Cao, Weidong, et autres
Publié: (2024)

Learning Library Cell Representations in Vector Space
par: Liang, Rongjian, et autres
Publié: (2025)

Mugi: Value Level Parallelism For Efficient LLMs
par: Price, Daniel, et autres
Publié: (2026)