Imagen de Portada

There and Back Again: A Netlist's Tale with Much Egraphin'

Fuente: arXiv

Guardado en:

Detalles Bibliográficos
Autores principales:	Smith, Gus Henry, Sisco, Zachary D., Techaumnuaiwit, Thanawat, Xia, Jingtao, Canumalla, Vishal, Cheung, Andrew, Tatlock, Zachary, Nandi, Chandrakana, Balkind, Jonathan
Formato:	Preprint
Publicado:	2024
Materias:	Hardware Architecture Programming Languages
Acceso en línea:	Acceder al recurso
Etiquetas:	Agregar Etiqueta Sin Etiquetas, Sea el primero en etiquetar este registro!

Ejemplares similares

Scaling Program Synthesis Based Technology Mapping with Equality Saturation
por: Smith, Gus Henry, et al.
Publicado: (2024)

FPGA Technology Mapping Using Sketch-Guided Program Synthesis
por: Smith, Gus Henry, et al.
Publicado: (2024)

Register Aggregation for Hardware Decompilation
por: Rao, Varun, et al.
Publicado: (2024)

Oobleck: Low-Compromise Design for Fault Tolerant Accelerators
por: Wilks, Guy, et al.
Publicado: (2025)

Generation of Compiler Backends from Formal Models of Hardware
por: Smith, Gus Henry
Publicado: (2024)

AXON: An Automated Netlist Optimization Framework for High-Speed Adders
por: Yang, Tiantian, et al.
Publicado: (2026)

Masala-CHAI: A Large-Scale SPICE Netlist Dataset for Analog Circuits by Harnessing AI
por: Bhandari, Jitendra, et al.
Publicado: (2024)

Parameterized Hardware Design with Latency-Abstract Interfaces
por: Nigam, Rachit, et al.
Publicado: (2024)

Aligning Netlist to Source Code using SynAlign
por: Garg, Sakshi, et al.
Publicado: (2025)

DE-HNN: An effective neural model for Circuit Netlist representation
por: Luo, Zhishang, et al.
Publicado: (2024)

SynFuzz: Leveraging Fuzzing of Netlist to Detect Synthesis Bugs
por: Saravanan, Raghul, et al.
Publicado: (2025)

ATLAS: A Self-Supervised and Cross-Stage Netlist Power Model for Fine-Grained Time-Based Layout Power Analysis
por: Li, Wenkai, et al.
Publicado: (2025)

EquivFusion: Unifying Hardware Equivalence Checking from Algorithms to Netlists via MLIR
por: Zhu, Jiaying, et al.
Publicado: (2026)

ArtNet: Hierarchical Clustering-Based Artificial Netlist Generator for ML and DTCO Application
por: Kang, Andrew B. Kahng. Seokhyeong, et al.
Publicado: (2025)

Schemato -- An LLM for Netlist-to-Schematic Conversion
por: Matsuo, Ryoga, et al.
Publicado: (2024)

GenEDA: Towards Generative Netlist Functional Reasoning via Cross-Modal Circuit Encoder-Decoder Alignment
por: Fang, Wenji, et al.
Publicado: (2025)

NetTAG: A Multimodal RTL-and-Layout-Aligned Netlist Foundation Model via Text-Attributed Graph
por: Fang, Wenji, et al.
Publicado: (2025)

How Much Progress Has There Been in NVIDIA Datacenter GPUs?
por: Del Sozzo, Emanuele, et al.
Publicado: (2026)

Wrong Code, Right Structure: Learning Netlist Representations from Imperfect LLM-Generated RTL
por: Cai, Siyang, et al.
Publicado: (2026)

SPICEMixer - Netlist-Level Circuit Evolution
por: Uhlich, Stefan, et al.
Publicado: (2025)

DUET: Agentic Design Understanding via Experimentation and Testing
por: Smith, Gus Henry, et al.
Publicado: (2025)

REPTILES: Repeated Tiles of Sargantana, a RISC-V multicore based on OpenPiton
por: Oliete-Escuín, Noelia, et al.
Publicado: (2026)

BiHDTrans: binary hyperdimensional transformer for efficient multivariate time series classification
por: Zhang, Jingtao, et al.
Publicado: (2025)

Hyft: A Reconfigurable Softmax Accelerator with Hybrid Numeric Format for both Training and Inference
por: Xia, Tianhua, et al.
Publicado: (2023)

STAMP-2.5D: Structural and Thermal Aware Methodology for Placement in 2.5D Integration
por: Parekh, Varun Darshana, et al.
Publicado: (2025)

NeuroVM: Dynamic Neuromorphic Hardware Virtualization
por: Isik, Murat, et al.
Publicado: (2024)

HAAN: A Holistic Approach for Accelerating Normalization Operations in Large Language Models
por: Peng, Tianfan, et al.
Publicado: (2025)

Mixed Structural Choice Operator: Enhancing Technology Mapping with Heterogeneous Representations
por: Hu, Zhang, et al.
Publicado: (2025)

SimulatorCoder: DNN Accelerator Simulator Code Generation and Optimization via Large Language Models
por: Xia, Yuhuan, et al.
Publicado: (2026)

IMMSched: Interruptible Multi-DNN Scheduling via Parallel Multi-Particle Optimizing Subgraph Isomorphism
por: Zhao, Boran, et al.
Publicado: (2026)

Hybrid SLC-MLC RRAM Mixed-Signal Processing-in-Memory Architecture for Transformer Acceleration via Gradient Redistribution
por: Song, Chang Eun, et al.
Publicado: (2025)

Revet: A Language and Compiler for Dataflow Threads
por: Rucker, Alexander, et al.
Publicado: (2023)

Empirically-Calibrated H100 Node Power Models for Reducing Uncertainty in AI Training Energy Estimation
por: Newkirk, Alex C., et al.
Publicado: (2025)

AMSnet-KG: A Netlist Dataset for LLM-based AMS Circuit Auto-Design Using Knowledge Graph RAG
por: Shi, Yichen, et al.
Publicado: (2024)

BackCache: Mitigating Contention-Based Cache Timing Attacks by Hiding Cache Line Evictions
por: Wang, Quancheng, et al.
Publicado: (2023)

Empirical Measurements of AI Training Power Demand on a GPU-Accelerated Node
por: Latif, Imran, et al.
Publicado: (2024)

AutoRAC: Automated Processing-in-Memory Accelerator Design for Recommender Systems
por: Cheng, Feng, et al.
Publicado: (2025)

UpDown: Programmable fine-grained Events for Scalable Performance on Irregular Applications
por: Rajasukumar, Andronicus, et al.
Publicado: (2024)

NL-DPE: An Analog In-memory Non-Linear Dot Product Engine for Efficient CNN and LLM Inference
por: Zhao, Lei, et al.
Publicado: (2025)

Efficient Nonlinear Function Approximation in Analog Resistive Crossbars for Recurrent Neural Networks
por: Yang, Junyi, et al.
Publicado: (2024)