SpikeExplorer: hardware-oriented Design Space Exploration for Spiking Neural Networks on FPGA

Fuente: arXiv
Enregistré dans:
Détails bibliographiques
Auteurs principaux: Padovano, Dario, Carpegna, Alessio, Savino, Alessandro, Di Carlo, Stefano
Format: Preprint
Publié: 2024
Sujets:
Accès en ligne:
Tags: Ajouter un tag
Pas de tags, Soyez le premier à ajouter un tag!
_version_ 1866916231671447552
author Padovano, Dario
Carpegna, Alessio
Savino, Alessandro
Di Carlo, Stefano
author_facet Padovano, Dario
Carpegna, Alessio
Savino, Alessandro
Di Carlo, Stefano
contents One of today's main concerns is to bring Artificial Intelligence power to embedded systems for edge applications. The hardware resources and power consumption required by state-of-the-art models are incompatible with the constrained environments observed in edge systems, such as IoT nodes and wearable devices. Spiking Neural Networks (SNNs) can represent a solution in this sense: inspired by neuroscience, they reach unparalleled power and resource efficiency when run on dedicated hardware accelerators. However, when designing such accelerators, the amount of choices that can be taken is huge. This paper presents SpikExplorer, a modular and flexible Python tool for hardware-oriented Automatic Design Space Exploration to automate the configuration of FPGA accelerators for SNNs. Using Bayesian optimizations, SpikerExplorer enables hardware-centric multi-objective optimization, supporting factors such as accuracy, area, latency, power, and various combinations during the exploration process. The tool searches the optimal network architecture, neuron model, and internal and training parameters, trying to reach the desired constraints imposed by the user. It allows for a straightforward network configuration, providing the full set of explored points for the user to pick the trade-off that best fits the needs. The potential of SpikExplorer is showcased using three benchmark datasets. It reaches 95.8% accuracy on the MNIST dataset, with a power consumption of 180mW/image and a latency of 0.12 ms/image, making it a powerful tool for automatically optimizing SNNs.
format Preprint
id arxiv_https___arxiv_org_abs_2404_03714
institution arXiv
publishDate 2024
record_format arxiv
spellingShingle SpikeExplorer: hardware-oriented Design Space Exploration for Spiking Neural Networks on FPGA
Padovano, Dario
Carpegna, Alessio
Savino, Alessandro
Di Carlo, Stefano
Neural and Evolutionary Computing
Artificial Intelligence
One of today's main concerns is to bring Artificial Intelligence power to embedded systems for edge applications. The hardware resources and power consumption required by state-of-the-art models are incompatible with the constrained environments observed in edge systems, such as IoT nodes and wearable devices. Spiking Neural Networks (SNNs) can represent a solution in this sense: inspired by neuroscience, they reach unparalleled power and resource efficiency when run on dedicated hardware accelerators. However, when designing such accelerators, the amount of choices that can be taken is huge. This paper presents SpikExplorer, a modular and flexible Python tool for hardware-oriented Automatic Design Space Exploration to automate the configuration of FPGA accelerators for SNNs. Using Bayesian optimizations, SpikerExplorer enables hardware-centric multi-objective optimization, supporting factors such as accuracy, area, latency, power, and various combinations during the exploration process. The tool searches the optimal network architecture, neuron model, and internal and training parameters, trying to reach the desired constraints imposed by the user. It allows for a straightforward network configuration, providing the full set of explored points for the user to pick the trade-off that best fits the needs. The potential of SpikExplorer is showcased using three benchmark datasets. It reaches 95.8% accuracy on the MNIST dataset, with a power consumption of 180mW/image and a latency of 0.12 ms/image, making it a powerful tool for automatically optimizing SNNs.
title SpikeExplorer: hardware-oriented Design Space Exploration for Spiking Neural Networks on FPGA
topic Neural and Evolutionary Computing
Artificial Intelligence
url https://arxiv.org/abs/2404.03714