Copertina

Chiplet Placement Order Exploration Based on Learning to Rank with Graph Representation

Fuente: arXiv

Salvato in:

Dettagli Bibliografici
Autori principali:	Deng, Zhihui, Duan, Yuanyuan, Shao, Leilai, Zhu, Xiaolei
Natura:	Preprint
Pubblicazione:	2024
Soggetti:	Machine Learning Artificial Intelligence Hardware Architecture
Accesso online:	Acceder al recurso
Tags:	Aggiungi Tag Nessun Tag, puoi essere il primo ad aggiungerne!!

Documenti analoghi

RLPlanner: Reinforcement Learning based Floorplanning for Chiplets with Fast Thermal Analysis
di: Duan, Yuanyuan, et al.
Pubblicazione: (2023)

Revolutionizing TCAD Simulations with Universal Device Encoding and Graph Attention Networks
di: Fan, Guangxi, et al.
Pubblicazione: (2023)

Taming the Tail: NoI Topology Synthesis for Mixed DL Workloads on Chiplet-Based Accelerators
di: Shukla, Arnav, et al.
Pubblicazione: (2025)

Chip Placement with Diffusion Models
di: Lee, Vint, et al.
Pubblicazione: (2024)

TransPlace: Transferable Circuit Global Placement via Graph Neural Network
di: Hou, Yunbo, et al.
Pubblicazione: (2025)

FPGA Divide-and-Conquer Placement using Deep Reinforcement Learning
di: Wang, Shang, et al.
Pubblicazione: (2024)

FlowPlace: Flow Matching for Chip Placement
di: Xie, Peng, et al.
Pubblicazione: (2026)

AutoHLS: Learning to Accelerate Design Space Exploration for HLS Designs
di: Ahmed, Md Rubel, et al.
Pubblicazione: (2024)

Cross-Modality Program Representation Learning for Electronic Design Automation with High-Level Synthesis
di: Qin, Zongyue, et al.
Pubblicazione: (2024)

AIRCHITECT v2: Learning the Hardware Accelerator Design Space through Unified Representations
di: Seo, Jamin, et al.
Pubblicazione: (2025)

Wrong Code, Right Structure: Learning Netlist Representations from Imperfect LLM-Generated RTL
di: Cai, Siyang, et al.
Pubblicazione: (2026)

InF-ATPG: Intelligent FFR-Driven ATPG with Advanced Circuit Representation Guided Reinforcement Learning
di: Sun, Bin, et al.
Pubblicazione: (2025)

Chiplet-Based RISC-V SoC with Modular AI Acceleration
di: Bharadwaj, Suhas Suresh, et al.
Pubblicazione: (2025)

The False Dawn: Reevaluating Google's Reinforcement Learning for Chip Macro Placement
di: Markov, Igor L.
Pubblicazione: (2023)

Multi-objective Optimization in CPU Design Space Exploration: Attention is All You Need
di: Xue, Runzhen, et al.
Pubblicazione: (2024)

GENIAL: Generative Design Space Exploration via Network Inversion for Low Power Algorithmic Logic Units
di: Bouvier, Maxence, et al.
Pubblicazione: (2025)

Sangam: Chiplet-Based DRAM-PIM Accelerator with CXL Integration for LLM Inferencing
di: Kiyawat, Khyati, et al.
Pubblicazione: (2025)

Deep Learning-Based Anomaly Detection in Spacecraft Telemetry on Edge Devices
di: Goetze, Christopher, et al.
Pubblicazione: (2026)

Graph Computation Meets Circuit Algebra: A Task-Aligned Analysis of Graph Neural Networks for Electronic Design Automation
di: Kim, Hyunmog
Pubblicazione: (2026)

Efficient Arbitrary Precision Acceleration for Large Language Models on GPU Tensor Cores
di: Ma, Shaobo, et al.
Pubblicazione: (2024)

AccLLM: Accelerating Long-Context LLM Inference Via Algorithm-Hardware Co-Design
di: Liang, Yanbiao, et al.
Pubblicazione: (2025)

APT-LLM: Exploiting Arbitrary-Precision Tensor Core Computing for LLM Acceleration
di: Ma, Shaobo, et al.
Pubblicazione: (2025)

BoolGebra: Attributed Graph-learning for Boolean Algebraic Manipulation
di: Li, Yingjie, et al.
Pubblicazione: (2024)

HDReason: Algorithm-Hardware Codesign for Hyperdimensional Knowledge Graph Reasoning
di: Chen, Hanning, et al.
Pubblicazione: (2024)

GATMesh: Clock Mesh Timing Analysis using Graph Neural Networks
di: Khan, Muhammad Hadir, et al.
Pubblicazione: (2025)

AMPLE: Event-Driven Accelerator for Mixed-Precision Inference of Graph Neural Networks
di: Gimenes, Pedro, et al.
Pubblicazione: (2025)

Hybrid JIT-CUDA Graph Optimization for Low-Latency Large Language Model Inference
di: Yadav, Divakar Kumar, et al.
Pubblicazione: (2026)

GNNBuilder: An Automated Framework for Generic Graph Neural Network Accelerator Generation, Simulation, and Optimization
di: Abi-Karam, Stefan, et al.
Pubblicazione: (2023)

LOREN: Low Rank-Based Code-Rate Adaptation in Neural Receivers
di: Van Bolderik, Bram, et al.
Pubblicazione: (2026)

GraNNite: Enabling High-Performance Execution of Graph Neural Networks on Resource-Constrained Neural Processing Units
di: Das, Arghadip, et al.
Pubblicazione: (2025)

LLM-Enhanced Bayesian Optimization for Efficient Analog Layout Constraint Generation
di: Chen, Guojin, et al.
Pubblicazione: (2024)

Mirage: An RNS-Based Photonic Accelerator for DNN Training
di: Demirkiran, Cansu, et al.
Pubblicazione: (2023)

Ascend HiFloat8 Format for Deep Learning
di: Luo, Yuanyong, et al.
Pubblicazione: (2024)

Retrieval-Guided Reinforcement Learning for Boolean Circuit Minimization
di: Chowdhury, Animesh Basak, et al.
Pubblicazione: (2024)

Learning to Compare Hardware Designs for High-Level Synthesis
di: Bai, Yunsheng, et al.
Pubblicazione: (2024)

Fast, Scalable, Energy-Efficient Non-element-wise Matrix Multiplication on FPGA
di: Zhu, Xuqi, et al.
Pubblicazione: (2024)

SAFFIRA: a Framework for Assessing the Reliability of Systolic-Array-Based DNN Accelerators
di: Taheri, Mahdi, et al.
Pubblicazione: (2024)

Estimation of Energy-dissipation Lower-bounds for Neuromorphic Learning-in-memory
di: Chen, Zihao, et al.
Pubblicazione: (2024)

Hierarchical Mixture of Experts: Generalizable Learning for High-Level Synthesis
di: Li, Weikai, et al.
Pubblicazione: (2024)

Automated Design and Optimization of Distributed Filtering Circuits via Reinforcement Learning
di: Gao, Peng, et al.
Pubblicazione: (2024)