Copertina

LLM-aided explanations of EDA synthesis errors

Fuente: arXiv

Salvato in:

Dettagli Bibliografici
Autori principali:	Qiu, Siyu, Tan, Benjamin, Pearce, Hammond
Natura:	Preprint
Pubblicazione:	2024
Soggetti:	Hardware Architecture Artificial Intelligence Programming Languages Software Engineering
Accesso online:	Acceder al recurso
Tags:	Aggiungi Tag Nessun Tag, puoi essere il primo ad aggiungerne!!

Documenti analoghi

Automatically Improving LLM-based Verilog Generation using EDA Tool Feedback
di: Blocklove, Jason, et al.
Pubblicazione: (2024)

Bench4HLS: End-to-End Evaluation of LLMs in High-Level Synthesis Code Generation
di: Khan, M Zafir Sadik, et al.
Pubblicazione: (2026)

CoopetitiveV: Leveraging LLM-powered Coopetitive Multi-Agent Prompting for High-quality Verilog Generation
di: Mi, Zhendong, et al.
Pubblicazione: (2024)

RTLRewriter: Methodologies for Large Models aided RTL Code Optimization
di: Yao, Xufeng, et al.
Pubblicazione: (2024)

Zero-Shot RTL Code Generation with Attention Sink Augmented Large Language Models
di: Sandal, Selim, et al.
Pubblicazione: (2024)

The Argument for Meta-Modeling-Based Approaches to Hardware Generation Languages
di: Schreiner, Johannes, et al.
Pubblicazione: (2024)

A High-level Synthesis Toolchain for the Julia Language
di: Short, Benedict, et al.
Pubblicazione: (2025)

Hardware.jl - An MLIR-based Julia HLS Flow (Work in Progress)
di: Short, Benedict, et al.
Pubblicazione: (2025)

VFocus: Better Verilog Generation from Large Language Model via Focused Reasoning
di: Zhao, Zhuorui, et al.
Pubblicazione: (2025)

Retrofitting Control Flow Graphs in LLVM IR for Auto Vectorization
di: Fang, Shihan, et al.
Pubblicazione: (2025)

Understanding Accelerator Compilers via Performance Profiling
di: Yorihiro, Ayaka, et al.
Pubblicazione: (2025)

ChiseLLM: Unleashing the Power of Reasoning LLMs for Chisel Agile Hardware Development
di: Wang, Bowei, et al.
Pubblicazione: (2025)

VeriDebug: A Unified LLM for Verilog Debugging via Contrastive Embedding and Guided Correction
di: Wang, Ning, et al.
Pubblicazione: (2025)

Customizing a Large Language Model for VHDL Design of High-Performance Microprocessors
di: Dupuis, Nicolas, et al.
Pubblicazione: (2025)

VeriCoder: Enhancing LLM-Based RTL Code Generation through Functional Correctness Validation
di: Wei, Anjiang, et al.
Pubblicazione: (2025)

Is Agentic AI Ready for Real-World Hardware Engineering? A Deep Dive with Phoenix-bench
di: Zou, Qingyun, et al.
Pubblicazione: (2026)

Towards LLM-based Root Cause Analysis of Hardware Design Failures
di: Qiu, Siyu, et al.
Pubblicazione: (2025)

ChipSeek: Optimizing Verilog Generation via EDA-Integrated Reinforcement Learning
di: Chen, Zhirong, et al.
Pubblicazione: (2025)

UVMarvel: an Automated LLM-aided UVM Machine for Subsystem-level RTL Verification
di: Ye, Junhao, et al.
Pubblicazione: (2026)

A Semi-Formal Verification Methodology for Efficient Configuration Coverage of Highly Configurable Digital Designs
di: Kumar, Aman, et al.
Pubblicazione: (2024)

AnalogXpert: Automating Analog Topology Synthesis by Incorporating Circuit Design Expertise into Large Language Models
di: Zhang, Haoyi, et al.
Pubblicazione: (2024)

FuzzWiz -- Fuzzing Framework for Efficient Hardware Coverage
di: Gadde, Deepak Narayan, et al.
Pubblicazione: (2024)

DRCY: Agentic Hardware Design Reviews
di: Dumont, Kyle, et al.
Pubblicazione: (2026)

Veri-Sure: A Contract-Aware Multi-Agent Framework with Temporal Tracing and Formal Verification for Correct RTL Code Generation
di: Liu, Jiale, et al.
Pubblicazione: (2026)

HW/SW Co-design of a PCM/PWM converter: a System Level Approach based in the SpecC Methodology
di: Petrini, Daniel G. P., et al.
Pubblicazione: (2025)

DUET: Agentic Design Understanding via Experimentation and Testing
di: Smith, Gus Henry, et al.
Pubblicazione: (2025)

FVRuleLearner: Operator-Level Reasoning Tree (OP-Tree)-Based Rules Learning for Formal Verification
di: Wan, Lily Jiaxin, et al.
Pubblicazione: (2026)

RTLSquad: Multi-Agent Based Interpretable RTL Design
di: Wang, Bowei, et al.
Pubblicazione: (2025)

The Cream Rises to the Top: Efficient Reranking Method for Verilog Code Generation
di: Yang, Guang, et al.
Pubblicazione: (2025)

IncreRTL: Traceability-Guided Incremental RTL Generation under Requirement Evolution
di: Chen, Luanrong, et al.
Pubblicazione: (2026)

QuArch: A Benchmark for Evaluating LLM Reasoning in Computer Architecture
di: Prakash, Shvetank, et al.
Pubblicazione: (2025)

Evaluating LLMs for Hardware Design and Test
di: Blocklove, Jason, et al.
Pubblicazione: (2024)

Guaranteed Guess: A Language Modeling Approach for CISC-to-RISC Transpilation with Testing Guarantees
di: Heakl, Ahmed, et al.
Pubblicazione: (2025)

A Survey: Collaborative Hardware and Software Design in the Era of Large Language Models
di: Guo, Cong, et al.
Pubblicazione: (2024)

LM-Fix: Lightweight Bit-Flip Detection and Rapid Recovery Framework for Language Models
di: Tahmasivand, Ahmad, et al.
Pubblicazione: (2025)

David vs. Goliath: Can Small Models Win Big with Agentic AI in Hardware Design?
di: Shankar, Shashwat, et al.
Pubblicazione: (2025)

UCAgent: An End-to-End Agent for Block-Level Functional Verification
di: Wang, Junyue, et al.
Pubblicazione: (2026)

FLAG: Formal and LLM-assisted SVA Generation for Formal Specifications of On-Chip Communication Protocols
di: Shih, Yu-An, et al.
Pubblicazione: (2025)

VeriGRAG: Enhancing LLM-Based Verilog Code Generation with Structure-Aware Soft Prompts
di: Zhao, Jiayu, et al.
Pubblicazione: (2025)

EDA Corpus: A Large Language Model Dataset for Enhanced Interaction with OpenROAD
di: Wu, Bing-Yue, et al.
Pubblicazione: (2024)