SA-DS: A Dataset for Large Language Model-Driven AI Accelerator Design Generation

Documenti analoghi

• FedChip: Federated LLM for Artificial Intelligence Accelerator Chip Design
  di: Nazzal, Mahmoud, et al.
  Pubblicazione: (2025)
• SPICEPilot: Navigating SPICE Code Generation and Simulation with AI Guidance
  di: Vungarala, Deepak, et al.
  Pubblicazione: (2024)
• TPU-Gen: LLM-Driven Custom Tensor Processing Unit Generator
  di: Vungarala, Deepak, et al.
  Pubblicazione: (2025)
• LIMCA: LLM for Automating Analog In-Memory Computing Architecture Design Exploration
  di: Vungarala, Deepak, et al.
  Pubblicazione: (2025)
• Opto-ViT: Architecting a Near-Sensor Region of Interest-Aware Vision Transformer Accelerator with Silicon Photonics
  di: Morsali, Mehrdad, et al.
  Pubblicazione: (2025)