Guardado en:
| Autores principales: | Wu, Qizhe, Gui, Yuchen, Zeng, Zhichen, Wang, Xiaotian, Liang, Huawen, Jin, Xi |
|---|---|
| Formato: | Preprint |
| Publicado: |
2024
|
| Materias: | |
| Acceso en línea: | https://arxiv.org/abs/2404.11887 |
| Etiquetas: |
Agregar Etiqueta
Sin Etiquetas, Sea el primero en etiquetar este registro!
|
Ejemplares similares
Exploring the Performance Improvement of Tensor Processing Engines through Transformation in the Bit-weight Dimension of MACs
por: Wu, Qizhe, et al.
Publicado: (2025)
por: Wu, Qizhe, et al.
Publicado: (2025)
Efficient Message Passing Architecture for GCN Training on HBM-based FPGAs with Orthogonal Topology On-Chip Networks
por: Wu, Qizhe, et al.
Publicado: (2024)
por: Wu, Qizhe, et al.
Publicado: (2024)
Revealing Untapped DSP Optimization Potentials for FPGA-Based Systolic Matrix Engines
por: Li, Jindong, et al.
Publicado: (2024)
por: Li, Jindong, et al.
Publicado: (2024)
DICE: Enabling Efficient General-Purpose SIMT Execution with Statically Scheduled Coarse-Grained Reconfigurable Arrays
por: Wang, Jiayi, et al.
Publicado: (2026)
por: Wang, Jiayi, et al.
Publicado: (2026)
Tensor Memory Engine: On-the-fly Data Reorganization for Ideal Locality
por: Hoornaert, Denis, et al.
Publicado: (2026)
por: Hoornaert, Denis, et al.
Publicado: (2026)
GAMA: High-Performance GEMM Acceleration on AMD Versal ML-Optimized AI Engines
por: Mhatre, Kaustubh, et al.
Publicado: (2025)
por: Mhatre, Kaustubh, et al.
Publicado: (2025)
SRAM Based Digital Custom Compute Engine for Improved Area Efficiency of AI Hardware
por: Dhakad, Narendra Singh, et al.
Publicado: (2026)
por: Dhakad, Narendra Singh, et al.
Publicado: (2026)
WISP: Image Segmentation-Based Whitespace Diagnosis for Optimal Rectilinear Floorplanning
por: Zhao, Xiaotian, et al.
Publicado: (2025)
por: Zhao, Xiaotian, et al.
Publicado: (2025)
Tensor Manipulation Unit (TMU): Reconfigurable, Near-Memory Tensor Manipulation for High-Throughput AI SoC
por: Zhou, Weiyu, et al.
Publicado: (2025)
por: Zhou, Weiyu, et al.
Publicado: (2025)
N-TORC: Native Tensor Optimizer for Real-time Constraints
por: Singh, Suyash Vardhan, et al.
Publicado: (2025)
por: Singh, Suyash Vardhan, et al.
Publicado: (2025)
ATLAAS: Automatic Tensor-Level Abstraction of Accelerator Semantics
por: Gao, Ruijie, et al.
Publicado: (2026)
por: Gao, Ruijie, et al.
Publicado: (2026)
FireFly-T: High-Throughput Sparsity Exploitation for Spiking Transformer Acceleration with Dual-Engine Overlay Architecture
por: Li, Tenglong, et al.
Publicado: (2025)
por: Li, Tenglong, et al.
Publicado: (2025)
PIMSIM-NN: An ISA-based Simulation Framework for Processing-in-Memory Accelerators
por: Wang, Xinyu, et al.
Publicado: (2024)
por: Wang, Xinyu, et al.
Publicado: (2024)
Accelerating Sparse Graph Neural Networks with Tensor Core Optimization
por: Wu, Ka Wai
Publicado: (2024)
por: Wu, Ka Wai
Publicado: (2024)
FADiff: Fusion-Aware Differentiable Optimization for DNN Scheduling on Tensor Accelerators
por: Jia, Shuao, et al.
Publicado: (2025)
por: Jia, Shuao, et al.
Publicado: (2025)
An Analytical Cost Model for Fast Evaluation of Multiple Compute-Engine CNN Accelerators
por: Qararyah, Fareed, et al.
Publicado: (2025)
por: Qararyah, Fareed, et al.
Publicado: (2025)
Optimizing ML Concurrent Computation and Communication with GPU DMA Engines
por: Agrawal, Anirudha, et al.
Publicado: (2024)
por: Agrawal, Anirudha, et al.
Publicado: (2024)
SOFA: A Compute-Memory Optimized Sparsity Accelerator via Cross-Stage Coordinated Tiling
por: Wang, Huizheng, et al.
Publicado: (2024)
por: Wang, Huizheng, et al.
Publicado: (2024)
STAR: An Efficient Softmax Engine for Attention Model with RRAM Crossbar
por: Zhai, Yifeng, et al.
Publicado: (2024)
por: Zhai, Yifeng, et al.
Publicado: (2024)
Shift-Left Techniques in Electronic Design Automation: A Survey
por: Wu, Xinyue, et al.
Publicado: (2025)
por: Wu, Xinyue, et al.
Publicado: (2025)
StreamTensor: Make Tensors Stream in Dataflow Accelerators for LLMs
por: Ye, Hanchen, et al.
Publicado: (2025)
por: Ye, Hanchen, et al.
Publicado: (2025)
PIMCOMP: An End-to-End DNN Compiler for Processing-In-Memory Accelerators
por: Sun, Xiaotian, et al.
Publicado: (2024)
por: Sun, Xiaotian, et al.
Publicado: (2024)
IMAGine: An In-Memory Accelerated GEMV Engine Overlay
por: Kabir, MD Arafat, et al.
Publicado: (2024)
por: Kabir, MD Arafat, et al.
Publicado: (2024)
TensorTEE: Unifying Heterogeneous TEE Granularity for Efficient Secure Collaborative Tensor Computing
por: Han, Husheng, et al.
Publicado: (2024)
por: Han, Husheng, et al.
Publicado: (2024)
From Circuits to SoC Processors: Arithmetic Approximation Techniques & Embedded Computing Methodologies for DSP Acceleration
por: Leon, Vasileios
Publicado: (2023)
por: Leon, Vasileios
Publicado: (2023)
Tackling Coherent Noise in Quantum Computing via Cross-Layer Compiler Optimization
por: Ren, Xiangyu, et al.
Publicado: (2024)
por: Ren, Xiangyu, et al.
Publicado: (2024)
Tailors: Accelerating Sparse Tensor Algebra by Overbooking Buffer Capacity
por: Xue, Zi Yu, et al.
Publicado: (2023)
por: Xue, Zi Yu, et al.
Publicado: (2023)
PIMSYN: Synthesizing Processing-in-memory CNN Accelerators
por: Li, Wanqian, et al.
Publicado: (2024)
por: Li, Wanqian, et al.
Publicado: (2024)
Accelerating CRONet on AMD Versal AIE-ML Engines
por: Mhatre, Kaustubh, et al.
Publicado: (2026)
por: Mhatre, Kaustubh, et al.
Publicado: (2026)
A Paradigm for Generalized Multi-Level Priority Encoders
por: Phillips, Maxwell, et al.
Publicado: (2026)
por: Phillips, Maxwell, et al.
Publicado: (2026)
Performance Characterizations and Usage Guidelines of Samsung CXL Memory Module Hybrid Prototype
por: Zeng, Jianping, et al.
Publicado: (2025)
por: Zeng, Jianping, et al.
Publicado: (2025)
DAS-MP: Enabling High-Quality Macro Placement with Enhanced Dataflow Awareness
por: Zhao, Xiaotian, et al.
Publicado: (2025)
por: Zhao, Xiaotian, et al.
Publicado: (2025)
Exploring the Versal AI Engine for 3D Gaussian Splatting
por: Shimamura, Kotaro, et al.
Publicado: (2025)
por: Shimamura, Kotaro, et al.
Publicado: (2025)
Cognition Engines: A Row-Scale HVDC Architecture for Computational Continuity of AI
por: Churnock, Paul
Publicado: (2025)
por: Churnock, Paul
Publicado: (2025)
Record Acceleration of the Two-Dimensional Ising Model Using High-Performance Wafer Scale Engine
por: Van Essendelft, Dirk, et al.
Publicado: (2024)
por: Van Essendelft, Dirk, et al.
Publicado: (2024)
PICNIC: Silicon Photonic Interconnected Chiplets with Computational Network and In-memory Computing for LLM Inference Acceleration
por: Chong, Yue Jiet, et al.
Publicado: (2025)
por: Chong, Yue Jiet, et al.
Publicado: (2025)
NeuroBlend: Towards Low-Power yet Accurate Neural Network-Based Inference Engine Blending Binary and Fixed-Point Convolutions
por: Fayyazi, Arash, et al.
Publicado: (2023)
por: Fayyazi, Arash, et al.
Publicado: (2023)
Modeling and Optimizing Performance Bottlenecks for Neuromorphic Accelerators
por: Yik, Jason, et al.
Publicado: (2025)
por: Yik, Jason, et al.
Publicado: (2025)
Tools and Methodologies for System-Level Design
por: Bhattacharyya, Shuvra S., et al.
Publicado: (2025)
por: Bhattacharyya, Shuvra S., et al.
Publicado: (2025)
TCL: Enabling Fast and Efficient Cross-Hardware Tensor Program Optimization via Continual Learning
por: Shen, Chaoyao, et al.
Publicado: (2026)
por: Shen, Chaoyao, et al.
Publicado: (2026)
Ejemplares similares
-
Exploring the Performance Improvement of Tensor Processing Engines through Transformation in the Bit-weight Dimension of MACs
por: Wu, Qizhe, et al.
Publicado: (2025) -
Efficient Message Passing Architecture for GCN Training on HBM-based FPGAs with Orthogonal Topology On-Chip Networks
por: Wu, Qizhe, et al.
Publicado: (2024) -
Revealing Untapped DSP Optimization Potentials for FPGA-Based Systolic Matrix Engines
por: Li, Jindong, et al.
Publicado: (2024) -
DICE: Enabling Efficient General-Purpose SIMT Execution with Statically Scheduled Coarse-Grained Reconfigurable Arrays
por: Wang, Jiayi, et al.
Publicado: (2026) -
Tensor Memory Engine: On-the-fly Data Reorganization for Ideal Locality
por: Hoornaert, Denis, et al.
Publicado: (2026)