Cover Image

HomeLabGym: A real-world testbed for home energy management systems

Fuente: arXiv

Saved in:

Bibliographic Details
Main Authors:	Van Puyvelde, Toon, Verwee, Marie-Sophie, Gokhale, Gargya, Eshghdoust, Mehran Zareh, Develder, Chris
Format:	Preprint
Published:	2024
Subjects:	Systems and Control Hardware Architecture
Online Access:	Acceder al recurso
Tags:	Add Tag No Tags, Be the first to tag this record!

Similar Items

Interpretable reinforcement learning for heat pump control through asymmetric differentiable decision trees
by: Van Puyvelde, Toon, et al.
Published: (2025)

AnalogGym: An Open and Practical Testing Suite for Analog Circuit Synthesis
by: Li, Jintao, et al.
Published: (2024)

Chiplet-Gym: Optimizing Chiplet-based AI Accelerator Design with Reinforcement Learning
by: Mishty, Kaniz, et al.
Published: (2024)

Analysis of Single Event Induced Bit Faults in a Deep Neural Network Accelerator Pipeline
by: Jonckers, Naïn, et al.
Published: (2025)

An integrated design of energy and indoor environmental quality monitoring system for effective building performance management
by: Zakka, Vincent Gbouna, et al.
Published: (2025)

Single-Event Upset Analysis of a Systolic Array based Deep Neural Network Accelerator
by: Jonckers, Naïn, et al.
Published: (2024)

Explainable Reinforcement Learning-based Home Energy Management Systems using Differentiable Decision Trees
by: Gokhale, Gargya, et al.
Published: (2024)

A methodology to automatically optimize dynamic memory managers applying grammatical evolution
by: Risco-Martín, José L., et al.
Published: (2024)

Evaluating the effects of reducing voltage margins for energy-efficient operation of MPSoCs
by: Nascimento, Diego V. Cirilo do, et al.
Published: (2022)

A high-level synthesis approach for precisely-timed, energy-efficient embedded systems
by: Liao, Yuchao, et al.
Published: (2024)

Virtual memory for real-time systems using hPMP
by: Walluszik, Konrad, et al.
Published: (2025)

Combined power management and congestion control in High-Speed Ethernet-based Networks for Supercomputers and Data Centers
by: de la Rosa, Miguel Sánchez, et al.
Published: (2025)

Topkima-Former: Low-energy, Low-Latency Inference for Transformers using top-k In-memory ADC
by: Dong, Shuai, et al.
Published: (2024)

Variability-Aware Noise-Induced Dynamic Instability of Ultra-Low-Voltage SRAM Bitcells
by: Van Brandt, Léopold, et al.
Published: (2024)

An FPGA Compiler for On-the-Fly Adaptive CNN Deployment and Reconfiguration
by: Mazouz, Alaa, et al.
Published: (2025)

A comprehensive study on ILP acceleration accounting for sparsity, area, energy, data movement using near-memory architecture
by: Raman, Siddhartha Raman Sundara, et al.
Published: (2026)

Axon: A novel systolic array architecture for improved run time and energy efficient GeMM and Conv operation with on-chip im2col
by: Nayan, Md Mizanur Rahaman, et al.
Published: (2025)

Control Policy Correction Framework for Reinforcement Learning-based Energy Arbitrage Strategies
by: Madahi, Seyed Soroush Karimi, et al.
Published: (2024)

Five-Minute Rule 40 Years Later: A First-Principles Revisit for Modern Memory Hierarchy
by: Zhang, Tong, et al.
Published: (2025)

SequenceLab: A Comprehensive Benchmark of Computational Methods for Comparing Genomic Sequences
by: Rumpf, Maximilian-David, et al.
Published: (2023)

Performance Characterizations and Usage Guidelines of Samsung CXL Memory Module Hybrid Prototype
by: Zeng, Jianping, et al.
Published: (2025)

Modeling and Optimizing Performance Bottlenecks for Neuromorphic Accelerators
by: Yik, Jason, et al.
Published: (2025)

All-in-Memory Stochastic Computing using ReRAM
by: de Lima, João Paulo C., et al.
Published: (2025)

A Protocol-Independent Transport Architecture
by: Mohammadtaheri, Kimiya, et al.
Published: (2026)

Fast and low energy approximate full adder based on FELIX logic
by: Fatemieh, Seyed Erfan, et al.
Published: (2025)

eBPF-mm: Userspace-guided memory management in Linux with eBPF
by: Mores, Konstantinos, et al.
Published: (2024)

A New Tool to Find Lightweight (And, Xor) Implementations of Quadratic Vectorial Boolean Functions up to Dimension 9
by: Bolzer, Marie, et al.
Published: (2026)

Histogram-Equalized Quantization for logic-gated Residual Neural Networks
by: Nguyen, Van Thien, et al.
Published: (2025)

MOGNET: A Mux-residual quantized Network leveraging Online-Generated weights
by: Nguyen, Van Thien, et al.
Published: (2025)

On the Excitability of Ultra-Low-Power CMOS Analog Spiking Neurons
by: Van Brandt, Léopold, et al.
Published: (2025)

NL-DPE: An Analog In-memory Non-Linear Dot Product Engine for Efficient CNN and LLM Inference
by: Zhao, Lei, et al.
Published: (2025)

Flexible In-NAND Cryptographic Processing for Secure Flash Storage
by: Noh, Seock-Hwan, et al.
Published: (2025)

RAS: A Bit-Exact rANS Accelerator For High-Performance Neural Lossless Compression
by: Qin, Yuchao, et al.
Published: (2025)

A Multicast-Capable AXI Crossbar for Many-core Machine Learning Accelerators
by: Colagrande, Luca, et al.
Published: (2025)

Optimizing GEMM for Energy and Performance on Versal ACAP Architectures
by: Papalamprou, Ilias, et al.
Published: (2025)

AssertMiner: Module-Level Spec Generation and Assertion Mining using Static Analysis Guided LLMs
by: Lyu, Hongqin, et al.
Published: (2025)

Modulo-$(2^{2n}+1)$ Arithmetic via Two Parallel n-bit Residue Channels
by: Jaberipur, Ghassem, et al.
Published: (2024)

MultiVic: A Time-Predictable RISC-V Multi-Core Processor Optimized for Neural Network Inference
by: Kirschner, Maximilian, et al.
Published: (2025)

FPPS: An FPGA-Based Point Cloud Processing System
by: Zhou, Xiaofeng, et al.
Published: (2026)

Capstone: Power-Capped Pipelining for Coarse-Grained Reconfigurable Array Compilers
by: Yarzada, Sabrina, et al.
Published: (2026)