Copertina

TDRAM: Tag-enhanced DRAM for Efficient Caching

Fuente: arXiv

Salvato in:

Dettagli Bibliografici
Autori principali:	Babaie, Maryam, Akram, Ayaz, Elsasser, Wendy, Haukness, Brent, Miller, Michael, Song, Taeksang, Vogelsang, Thomas, Woo, Steven, Lowe-Power, Jason
Natura:	Preprint
Pubblicazione:	2024
Soggetti:	Hardware Architecture
Accesso online:	Acceder al recurso
Tags:	Aggiungi Tag Nessun Tag, puoi essere il primo ad aggiungerne!!

Documenti analoghi

HammerSim: A System-Level Tool to Model RowHammer
di: Goswami, Kaustav, et al.
Pubblicazione: (2026)

Potential and Limitation of High-Frequency Cores and Caches
di: Pai, Kunal, et al.
Pubblicazione: (2024)

CXL-ClusterSim: Modeling CXL-based Disaggregated Memory Cluster for Pooling and Sharing using gem5 and SST
di: Goswami, Kaustav, et al.
Pubblicazione: (2026)

Pickle Prefetcher: Programmable and Scalable Last-Level Cache Prefetcher
di: Nguyen, Hoa, et al.
Pubblicazione: (2025)

Choreographer: A Full-System Framework for Fine-Grained Tasks in Cache Hierarchies
di: Nguyen, Hoa, et al.
Pubblicazione: (2025)

Exploring DRAM Cache Prefetching for Pooled Memory
di: Tirumalasetty, Chandrahas, et al.
Pubblicazione: (2024)

Portable Targeted Sampling Framework Using LLVM
di: Qiu, Zhantong, et al.
Pubblicazione: (2025)

Bandwidth-Effective DRAM Cache for GPUs with Storage-Class Memory
di: Hong, Jeongmin, et al.
Pubblicazione: (2024)

An Analytical and Empirical Investigation of Tag Partitioning for Energy-Efficient Reliable Cache
di: Cheshmikhani, Elham, et al.
Pubblicazione: (2025)

Accelerating Computer Architecture Simulation through Machine Learning
di: Ali, Wajid, et al.
Pubblicazione: (2024)

Sectored DRAM: A Practical Energy-Efficient and High-Performance Fine-Grained DRAM Architecture
di: Olgun, Ataberk, et al.
Pubblicazione: (2022)

Simulation-Driven Evaluation of Chiplet-Based Architectures Using VisualSim
di: Ali, Wajid, et al.
Pubblicazione: (2025)

Shifting in-DRAM
di: Tegge, William C., et al.
Pubblicazione: (2026)

Unraveling codes: fast, robust, beyond-bound error correction for DRAM
di: Hamburg, Mike, et al.
Pubblicazione: (2024)

Kelle: Co-design KV Caching and eDRAM for Efficient LLM Serving in Edge Computing
di: Xia, Tianhua, et al.
Pubblicazione: (2025)

GenDRAM:Hardware-Software Co-Design of General Platform in DRAM
di: Lu, Tsung-Han, et al.
Pubblicazione: (2026)

EasyDRAM: An FPGA-based Infrastructure for Fast and Accurate End-to-End Evaluation of Emerging DRAM Techniques
di: Canpolat, Oğuzhan, et al.
Pubblicazione: (2025)

Self-Managing DRAM: A Low-Cost Framework for Enabling Autonomous and Efficient in-DRAM Operations
di: Hassan, Hasan, et al.
Pubblicazione: (2022)

Toward Reproducible and Standardized Computer Architecture Simulation with gem5
di: Pai, Kunal, et al.
Pubblicazione: (2025)

Enabling Efficient and Scalable DRAM Read Disturbance Mitigation via New Experimental Insights into Modern DRAM Chips
di: Yağlıkçı, Abdullah Giray
Pubblicazione: (2024)

ATiM: Autotuning Tensor Programs for Processing-in-DRAM
di: Shin, Yongwon, et al.
Pubblicazione: (2024)

Rethinking the Producer-Consumer Relationship in Modern DRAM-Based Systems
di: Patel, Minesh, et al.
Pubblicazione: (2024)

DRAM-Profiler: An Experimental DRAM RowHammer Vulnerability Profiling Mechanism
di: Zhou, Ranyang, et al.
Pubblicazione: (2024)

Membrane: Accelerating Database Analytics with Bank-Level DRAM-PIM Filtering
di: Shekar, Akhil, et al.
Pubblicazione: (2025)

Corrigendum to: A Systematic Study of DDR4 DRAM Faults in the Field
di: Beigi, Majed Valad, et al.
Pubblicazione: (2024)

Space-Control: Process-Level Isolation for Sharing CXL-based Disaggregated Memory
di: Goswami, Kaustav, et al.
Pubblicazione: (2026)

RACAM: Enhancing DRAM with Reuse-Aware Computation and Automated Mapping for ML Inference
di: Ma, Siyuan, et al.
Pubblicazione: (2025)

Shared-PIM: Enabling Concurrent Computation and Data Flow for Faster Processing-in-DRAM
di: Mamdouh, Ahmed, et al.
Pubblicazione: (2024)

LOCALUT: Harnessing Capacity-Computation Tradeoffs for LUT-Based Inference in DRAM-PIM
di: Hong, Junguk, et al.
Pubblicazione: (2026)

Hardware-Software Co-design for 3D-DRAM-based LLM Serving Accelerator
di: Li, Cong, et al.
Pubblicazione: (2026)

SoMa: Identifying, Exploring, and Understanding the DRAM Communication Scheduling Space for DNN Accelerators
di: Cai, Jingwei, et al.
Pubblicazione: (2025)

PIM-FW: Hardware-Software Co-Design of All-pairs Shortest Paths in DRAM
di: Lu, Tsung-Han, et al.
Pubblicazione: (2025)

PuDHammer: Experimental Analysis of Read Disturbance Effects of Processing-using-DRAM in Real DRAM Chips
di: Yuksel, Ismail Emir, et al.
Pubblicazione: (2025)

DRAM Bender: An Extensible and Versatile FPGA-based Infrastructure to Easily Test State-of-the-art DRAM Chips
di: Olgun, Ataberk, et al.
Pubblicazione: (2022)

PIMfused: Near-Bank DRAM-PIM with Fused-layer Dataflow for CNN Data Transfer Optimization
di: Yang, Simei, et al.
Pubblicazione: (2025)

A comparative study on power delivery aspects of compute-in/near-memory approaches using DRAM
di: Raman, Siddhartha Raman Sundara, et al.
Pubblicazione: (2026)

A Full-Stack Performance Evaluation Infrastructure for 3D-DRAM-based LLM Accelerators
di: Li, Cong, et al.
Pubblicazione: (2026)

Cosmos: A CXL-Based Full In-Memory System for Approximate Nearest Neighbor Search
di: Ko, Seoyoung, et al.
Pubblicazione: (2025)

DRAMScope: Uncovering DRAM Microarchitecture and Characteristics by Issuing Memory Commands
di: Nam, Hwayong, et al.
Pubblicazione: (2024)

System-Technology Co-Optimization of Bitline Routing and Bonding Pathways in Monolithic 3D DRAM Architectures
di: Lee, Kiseok, et al.
Pubblicazione: (2026)